搜索结果
找到约 660 项符合
full-state-feedback 的查询结果
matlab例程 Script to simulate a digital full-state-feedback tracking system.
Script to simulate a digital full-state-feedback tracking system.
技术资料 Analog and Digital Control System Design
This texts contemporary approach focuses on the concepts of linear control systems, rather than computational mechanics. Straightforward coverage includes an integrated treatment of both classical and modern control system methods. The text emphasizes design with discussions of problem formulation, ...
matlab例程 This demo shows the BER performance of linear, decision feedback (DFE), and maximum likelihood seque
This demo shows the BER performance of linear, decision feedback (DFE), and maximum likelihood sequence estimation (MLSE) equalizers when operating in a static channel with a deep null. The MLSE equalizer is invoked first with perfect channel knowledge, then with an imperfect, although straightforwa ...
JavaScript If you d like to know where visitors to your site live, add this to your feedback forms. They just c
If you d like to know where visitors to your site live, add this to your feedback forms. They just choose a region, and the second menu changes appropriately, allowing them to choose their country. (If they choose USA, it allows them to select their state) Neat!
matlab例程 Two scripts are included here. 1. convsys.m - combines the state space representation of two syst
Two scripts are included here.
1. convsys.m - combines the state space representation of two systems connected in series.
[Ao,Bo,Co,Do]=convsys(A1,B1,C1,D1,A2,B2,C2,D2)
This algorithm gives the convolution of two state space representations
| A1 B1 | | A2 B2 |
u ==> | | == ...
allegro State Machine Coding Styles for Synthesis
 
本文论述了状态机的verilog编码风格,以及不同编码风格的优缺点,Steve Golson's 1994 paper, "State Machine Design Techniques for Verilog and VHDL" [1], is agreat paper on state machine design using Verilog, VHDL and Synopsys tools. Steve's paper alsooffers in-depth background concernin ...
Mentor Design Safe Verilog State Machine(Synplicity)
 
One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sourcecode, and implement them with either sequential, gray, or one-hot encoding. But alsoperform a reachability ana ...
Mentor Creating Safe State Machines(Mentor)
 
Finite state machines are widely used in digital circuit designs. Generally, when designing a state machine using an HDL, the synthesis tools will optimize away all states that cannot be reached and generate a highly optimized circuit. Sometimes, however, the optimization is not acceptabl ...
PCB相关 PCB设计经典资料
本文将接续介绍电源与功率电路基板,以及数字电路基板导线设计。宽带与高频电路基板导线设计a.输入阻抗1MHz,平滑性(flatness)50MHz 的OP增幅器电路基板图26 是由FET 输入的高速OP 增幅器OPA656 构成的高输入阻抗OP 增幅电路,它的gain取决于R1、R2,本电路图的电路定数为2 倍。此外为改善平滑性特别追加设置可以加大噪讯ga ...
开发工具 单片机开发仿真环境keil.c51.v706.Full
单片机仿真软件,单片机开发仿真环境keil.c51.v706.Full。