关于fpGA流水线设计的论文\r\nThis work investigates the use of very deep pipelines for\r\nimplementing circuits in fpGAs, where each pipeline\r\nstage is limited to a single fpGA logic element (LE). The\r\narchitecture and VHDL design of a parameterized integer\r\na
