本文着重介绍了 Xilinx Platform Flash PROM 如何帮助系统和电路板设计人员简化 FPGA 配置设计。用于配置 FPGA 的可选解决方案有很多，但它们通常都需要大量的前期设计工作和时间。Platform Flash 是为配置 Xilinx FPGA 专门设计的一款包括硬件和软件支持在内的整体解决方案。
上传时间： 2013-11-04
上传用户：ifree2016
PLD、FPGA优秀设计的十条戒律, 该文浅显易懂的介绍了一个优秀设计必须考虑的问题，给出了设计方法和建议。仔细阅读和消化本文，对提高PLD/FPGA设计水平大有裨益
上传时间： 2013-11-23
上传用户：tsfh
This application note covers the design considerations of a system using the performance features of the LogiCORE™ IP Advanced eXtensible Interface (AXI) Interconnect core. The design focuses on high system throughput through the AXI Interconnect core with F MAX and area optimizations in certain portions of the design. The design uses five AXI video direct memory access (VDMA) engines to simultaneously move 10 streams (five transmit video streams and five receive video streams), each in 1920 x 1080p format, 60 Hz refresh rate, and up to 32 data bits per pixel. Each VDMA is driven from a video test pattern generator (TPG) with a video timing controller (VTC) block to set up the necessary video timing signals. Data read by each AXI VDMA is sent to a common on-screen display (OSD) core capable of multiplexing or overlaying multiple video streams to a single output video stream. The output of the OSD core drives the DVI video display interface on the board. Performance monitor blocks are added to capture performance data. All 10 video streams moved by the AXI VDMA blocks are buffered through a shared DDR3 SDRAM memory and are controlled by a MicroBlaze™ processor. The reference system is targeted for the Virtex-6 XC6VLX240TFF1156-1 FPGA on the Xilinx® ML605 Rev D evaluation board
上传时间： 2013-11-14
上传用户：fdmpy
赛灵思选用 28nm 高介电层金属闸 (HKMG) 高性能低 功耗技术，并将该技术与新型一体化 ASMBLTM 架构相结合，从而推出能降低功耗、提高性能的新一代FPGA。这些器件实现了前所未有的高集成度和高带宽，为系统架构师和设计人员提供了一种可替代 ASSP和 ASIC 的全面可编程解决方案。
上传时间： 2013-10-10
上传用户：TF2015
FPGAs have changed dramatically since Xilinx first introduced them just 15 years ago. In thepast, FPGA were primarily used for prototyping and lower volume applications; custom ASICswere used for high volume, cost sensitive designs. FPGAs had also been too expensive and tooslow for many applications, let alone for System Level Integration (SLI). Plus, the development
标签： Methodology Design Reuse FPGA
上传时间： 2013-10-23
上传用户：旗鱼旗鱼
XAPP520将符合2.5V和3.3V I/O标准的7系列FPGA高性能I/O Bank进行连接 The I/Os in Xilinx® 7 series FPGAs are classified as either high range (HR) or high performance (HP) banks. HR I/O banks can be operated from 1.2V to 3.3V, whereas HP I/O banks are optimized for operation between 1.2V and 1.8V. In circumstances that require an HP 1.8V I/O bank to interface with 2.5V or 3.3V logic, a range of options can be deployed. This application note describes methodologies for interfacing 7 series HP I/O banks with 2.5V and 3.3V systems
上传时间： 2013-11-19
上传用户：yyyyyyyyyy
WP409利用Xilinx FPGA打造出高端比特精度和周期精度浮点DSP算法实现方案： High-Level Implementation of Bit- and Cycle-Accurate Floating-Point DSP Algorithms with Xilinx FPGAs
上传时间： 2013-11-07
上传用户：defghi010
赛灵思推出的三款全新产品系列不仅发挥了台积电28nm 高介电层金属闸 (HKMG) 高性能低功耗 (HPL) 工艺技术前所未有的功耗、性能和容量优势，而且还充分利用 FPGA 业界首款统一芯片架构无与伦比的可扩展性，为新一代系统提供了综合而全面的平台基础。目前，随着赛灵思 7 系列 (Virtex®-7、Kintex™-7 和Artix™-7 系列) 的推出，赛灵思将系统功耗、性价比和容量推到了全新的水平，这在很大程度上要归功于台积电 28nm HKMG 工艺出色的性价比优势以及芯片和软件层面上的设计创新。结合业经验证的 EasyPath™成本降低技术，上述新系列产品将为新一代系统设计人员带来无与伦比的价值
上传时间： 2013-11-15
上传用户：chenhr
由于Virtex-5 器件的基础架构与以往的FPGA 器件不同，因此，要为特定设计选择合适的Virtex-5 器件并非易事。大多数情况下，设计应采用类似的阵列大小（器件数量）并且比以前的目标器件至少低一个速度级别（如从中速级别到慢速级别）。但是，这种建议对于有些情况却并不适用。本节将介绍一些会影响Virtex-5 FPGA 器件选择标准的设计风格和特征。
上传时间： 2013-10-18
上传用户：yuyizhixia
本文介绍了在大规模FPGA设计中可以提高综合效率和效果的多点综合技术，本文适合大规模FPGA的设计者和Synplify pro的用户阅读。
上传时间： 2013-11-23
上传用户：lbbyxmraon
