simulation for design ananlog circuit
标签： simulation ananlog circuit design
上传时间： 2015-12-09
上传用户：tianyi223
fpga design flow from Xilinx
上传时间： 2015-12-09
上传用户：luopoguixiong
fat file system api in VC
上传时间： 2015-12-10
上传用户：王庆才
G3传真的技术实现文档. Digital cellular telecommunications system (Phase 2+) Technical realization of facsimile group 3 transparent. (GSM 03.45 version 8.0.1 Release 1999) ETSI TS 100 931 V8.0.1 (2000-01)
标签： telecommunications realization Technical cellular
上传时间： 2014-01-04
上传用户：a3318966
IPCAM Design document based on TI DaVinci
标签： document DaVinci Design IPCAM
上传时间： 2013-12-26
上传用户：songrui
water temperature control system uses the Single Chip Microcomputer to carry on temperature real-time gathering and controling. DS18B20, digitized temperature sensor, provides the temperature signal by "a main line". In -10～+85℃ the scope, DS18B20’s inherent measuring accuracy is 0.5 ℃. The water temperature real-time control system uses the electricity nichrome wire carring on temperature increiseament and operates the electric fan to realize the temperature decrease control. The system has the higher measuring accuracy and the control precision, it also can complete the elevation of temperature and the temperature decrease control.
标签： temperature Microcomputer real-tim control
上传时间： 2015-12-10
上传用户：nairui21
this the AVR lib who used to design the project for AVR chips
上传时间： 2015-12-10
上传用户：jing911003
the operate system used for AVR chips
上传时间： 2015-12-10
上传用户：zhaiye
[推荐]彭光红先生的《小容量单片机系统的C语言程序结构》Point RTOS monolithic integrated circuit real-time operating system Point RTOS monolithic integrated circuit real-time operating system
标签： monolithic integrated real-time operating
上传时间： 2013-12-18
上传用户：rocketrevenge
An AHB system is made of masters slaves and interconnections. A general approach to include all possible "muxed" implementation of multi layered AHB systems and arbitrated AHB ones can be thought as an acyclic graph where every source node is a master, every destination node is a slave and every internal node is an arbiter there must be one and only one arc exiting a master and one or more entering a slave (single slave verus multi-slave or arbitrated slave) an arbiter can have as many input and output connections as needed. A bridge is a special node that collapses one or more slave nodes and a master node in a new "complex" node.
标签： interconnections approach general include
上传时间： 2015-12-12
上传用户：lyy1234
