digital+PLL技术资料下载专区，收录500份相关技术文档、开发源码、电路图纸等优质工程师资源，全部免费下载。
Abstract: The MAX3670 low-jitter clock generator is a monolithic phase-locked loop (PLL) that uses a
这个是讲pll的具体用法的,一般在fpga设计中都会用到 他,这个是lattice的xp2的pll的介绍,不过,fpga 都是相通的其他两家也差不多
Real-Time Digital Signal Processing Implementations and Applications Second Edition。实时数字信号处理，非常好。
TI的digital motor control lib的源代码。了解TI的编程规范，学习2407的使用，学习Q格式，学习模块化、结构化编程的方法，学习DSP编程技巧。
MP3播放器是利用数字信号处理器DSP（Digital Sign Processer）
Zero-order-hold Intended for a senior-level course on the analysis and design of digital control systems, the text is a...
it is a verilog code written for digital watch in modelsim simulator and it will synthesize in xinlix ise 8.2i.i have ...
The FPGA can realize a more optimized Digital controller in DC/DC Converters when compare to DSPs. In this paper, based ...
In C Algorithms for Real-Time DSP, author Paul M. Embree presents a complete guide to digital signal processing techniqu...
C Algorithms for Real-Time DSP Chapters 1 and 2 cover the basic principles of digital signal processing and C programmi...