虫虫首页|资源下载|资源专辑|精品软件
登录|注册

coding-Alamouti

  • space time frequency coding-Alamouti scheme

    space time frequency coding-Alamouti scheme

    标签: coding-Alamouti frequency scheme space

    上传时间: 2014-01-16

    上传用户:BOBOniu

  • space time coding-Alamouti scheme

    space time coding-Alamouti scheme

    标签: coding-Alamouti scheme space time

    上传时间: 2017-07-15

    上传用户:ma1301115706

  • A document and source code of Alamouti space time coding scheme

    A document and source code of Alamouti space time coding scheme

    标签: document Alamouti coding source

    上传时间: 2015-12-07

    上传用户:王庆才

  • Verilog Coding Style for Efficient Digital Design

      In this paper, we discuss efficient coding and design styles using verilog. This can beimmensely helpful for any digital designer initiating designs. Here, we address different problems rangingfrom RTL-Gate Level simulation mismatch to race conditions in writing behavioral models. All theseproblems are accompanied by an example to have a better idea, and these can be taken care off if thesecoding guidelines are followed. Discussion of all the techniques is beyond the scope of this paper, however,here we try to cover a few of them.

    标签: Efficient Verilog Digital Coding

    上传时间: 2013-11-22

    上传用户:han_zh

  • State Machine Coding Styles for Synthesis

      本文论述了状态机的verilog编码风格,以及不同编码风格的优缺点,Steve Golson's 1994 paper, "State Machine Design Techniques for Verilog and VHDL" [1], is agreat paper on state machine design using Verilog, VHDL and Synopsys tools. Steve's paper alsooffers in-depth background concerning the origin of specific state machine types.This paper, "State Machine Coding Styles for Synthesis," details additional insights into statemachine design including coding style approaches and a few additional tricks.

    标签: Synthesis Machine Coding Styles

    上传时间: 2013-10-15

    上传用户:dancnc

  • Embedded C Coding Standard

    Embedded C Coding Standard 嵌入式标准C

    标签: Embedded Standard Coding

    上传时间: 2013-11-02

    上传用户:xiaoyuer

  • Verilog Coding Style for Efficient Digital Design

      In this paper, we discuss efficient coding and design styles using verilog. This can beimmensely helpful for any digital designer initiating designs. Here, we address different problems rangingfrom RTL-Gate Level simulation mismatch to race conditions in writing behavioral models. All theseproblems are accompanied by an example to have a better idea, and these can be taken care off if thesecoding guidelines are followed. Discussion of all the techniques is beyond the scope of this paper, however,here we try to cover a few of them.

    标签: Efficient Verilog Digital Coding

    上传时间: 2013-11-22

    上传用户:我干你啊

  • State Machine Coding Styles for Synthesis

      本文论述了状态机的verilog编码风格,以及不同编码风格的优缺点,Steve Golson's 1994 paper, "State Machine Design Techniques for Verilog and VHDL" [1], is agreat paper on state machine design using Verilog, VHDL and Synopsys tools. Steve's paper alsooffers in-depth background concerning the origin of specific state machine types.This paper, "State Machine Coding Styles for Synthesis," details additional insights into statemachine design including coding style approaches and a few additional tricks.

    标签: Synthesis Machine Coding Styles

    上传时间: 2013-10-11

    上传用户:sardinescn

  • C Coding Standard

    C Coding Standard

    标签: Standard Coding

    上传时间: 2013-12-10

    上传用户:Amygdala

  • Verilog Coding Style for Efficient Digital Design

    Verilog Coding Style for Efficient Digital Design

    标签: Efficient Verilog Digital Coding

    上传时间: 2015-01-20

    上传用户:PresidentHuang