搜索结果
找到约 6 项符合
clocked 的查询结果
单片机开发 /*SPI规范：Data is always clocked into the device on the rising edge of SCK a-*/ /* nd clocked out of
/*SPI规范：Data is always clocked into the device on the rising edge of SCK a-*/
/* nd clocked out of the device on the falling edge of SCK.All instruction-*/
/* s,addresses and data are transferred with the most significant bit(MSB) */
/* first.
DSP编程 The TMS320VC5506/C5507/C5509A USB peripherals can be clocked from either the USB APLL or the USB DP
The TMS320VC5506/C5507/C5509A USB peripherals can be clocked from either the USB APLL or the
USB DPLL. Since the APLL is inherently more noise tolerant and has less long-term jitter than the DPLL,
it is recommended that you switch to it for any USB operations.
C/C++语言编程 基于（英蓓特）STM32V100的看门狗程序
This example shows how to update at regulate period the WWDG counter using theEarly Wakeup interrupt (EWI).
The WWDG timeout is set to 262ms, refresh window set to 41h and the EWI isenabled. When the WWDG counter reaches 40h the EWI is generated and in the WWDGISR the counter is refreshed to prevent ...
VHDL/FPGA/Verilog 计数器 锁存器 12位寄存器 带load
计数器
锁存器
12位寄存器
带load，clr等功能的寄存器
双向脚（clocked bidirectional pin）
一个简单的状态机
一个同步状态机
用状态机设计的交通灯控制器
数据接口
一个简单的UART
测试向量（Test Bench）举例：
加法器源程序 相应加法器的测试向量test bench） ...
单片机开发 // This program measures the voltage on an external ADC input and prints the // result to a termin
// This program measures the voltage on an external ADC input and prints the
// result to a terminal window via the UART.
//
// The system is clocked using the internal 24.5MHz oscillator.
// Results are printed to the UART from a loop with the rate set by a delay
// based on Timer 2. This loop p ...
VHDL/FPGA/Verilog vhdl编写
vhdl编写，8b—10b 编解码器设计
Encoder:
8b/10b Encoder (file: 8b10b_enc.vhd)
Synchronous clocked inputs (latched on each clock rising edge)
8-bit parallel unencoded data input
KI input selects data or control encoding
Asynchronous active high reset initializes all logic
Encoded data output
...