虫虫首页|资源下载|资源专辑|精品软件
登录|注册

blocking

  • blocking 模块中按如下写法

    blocking 模块中按如下写法,仿真与综合的结果会有什么样的变化?作出仿真 波形,分析综合结果。

    标签: blocking 模块

    上传时间: 2014-01-17

    上传用户:问题问题

  • blocking and Non-blocking Assignments in (IM)Explicit 是pdf格式

    blocking and Non-blocking Assignments in (IM)Explicit 是pdf格式

    标签: Non-blocking Assignments blocking Explicit

    上传时间: 2014-01-24

    上传用户:comua

  • blocking fuzhi and non_blocking

    blocking fuzhi and non_blocking

    标签: non_blocking blocking fuzhi and

    上传时间: 2014-12-08

    上传用户:himbly

  • An Evaluation of blocking Probability for Three-fold SDMA

    An Evaluation of blocking Probability for Three-fold SDMA

    标签: Probability Evaluation Three-fold blocking

    上传时间: 2014-01-16

    上传用户:515414293

  • theoretical blocking probability for sdma.

    theoretical blocking probability for sdma.

    标签: theoretical probability blocking sdma

    上传时间: 2013-12-12

    上传用户:坏坏的华仔

  • blocking CoThe aim of this toolbox is to compute blocking probabilities in WDM networks. This work w

    blocking CoThe aim of this toolbox is to compute blocking probabilities in WDM networks. This work was based on [1], [2], [3], [4] and user is referred to those papers for deeper study. Because WDM networks are circuit switched loss networks blocking may occur because of lack of resources.Computation in WDM Networks Toolbox

    标签: probabilities blocking blocking networks

    上传时间: 2014-01-14

    上传用户:iswlkje

  • Because WDM networks are circuit switched loss networks blocking may occur because of lack of resour

    Because WDM networks are circuit switched loss networks blocking may occur because of lack of resources. Also in circuit switched networks many paths use the same links. This toolbox answers the question how different paths with different loads influence on each other and what is the blocking on each of the defined path. Toolbox is capable of computing blocking for three different WDM network types: with no wavelength conversion, with full wavelength conversion and with limited range wavelength conversion. It is worth noting that case for full conversion can be usefull for any circuit switched network without additional constraints (i.e. wavelength continuity constraint in WDM), for example telephone network. Toolbox contains also scripts for defining network structures (random networks, user defined networks) and traffic matrixes. Three graph algorithms for shortest path computation are also in this toolbox (they are used for traffic matrix creation).

    标签: networks blocking switched Because

    上传时间: 2017-07-27

    上传用户:zhangzhenyu

  • Verilog编码中的非阻塞性赋值

      One of the most misunderstood constructs in the Verilog language is the nonblockingassignment. Even very experienced Verilog designers do not fully understand how nonblockingassignments are scheduled in an IEEE compliant Verilog simulator and do not understand whenand why nonblocking assignments should be used. This paper details how Verilog blocking andnonblocking assignments are scheduled, gives important coding guidelines to infer correctsynthesizable logic and details coding styles to avoid Verilog simulation race conditions

    标签: Verilog 编码 非阻塞性赋值

    上传时间: 2013-10-16

    上传用户:tb_6877751

  • CN3052A(锂离子电池充电器)

    The CN3052A is a complete constant-current /constant voltage linear charger for single cell Li-ion and Li Polymer rechargeable batteries. The device contains an on-chip power MOSFET and eliminates the need for the external sense resistor and blocking diode.

    标签: 3052A 3052 CN 锂离子电池

    上传时间: 2013-11-10

    上传用户:子虚乌有

  • Verilog编码中的非阻塞性赋值

      One of the most misunderstood constructs in the Verilog language is the nonblockingassignment. Even very experienced Verilog designers do not fully understand how nonblockingassignments are scheduled in an IEEE compliant Verilog simulator and do not understand whenand why nonblocking assignments should be used. This paper details how Verilog blocking andnonblocking assignments are scheduled, gives important coding guidelines to infer correctsynthesizable logic and details coding styles to avoid Verilog simulation race conditions

    标签: Verilog 编码 非阻塞性赋值

    上传时间: 2013-11-01

    上传用户:xzt