搜索结果

找到约 14 项符合 ahead 的查询结果

单片机开发 this is a sensorless fan motor control code .(it use the angle-ahead commutate tech.)

this is a sensorless fan motor control code .(it use the angle-ahead commutate tech.)
https://www.eeworm.com/dl/648/134938.html
下载: 74
查看: 1058

文章/文档 Ripple Adder: 16-bit 全加,半加及ripple adder的设计及VHDL程序 Carry Look ahead Adder:4, 16, 32 bits 前置进位加法器的设计方

Ripple Adder: 16-bit 全加,半加及ripple adder的设计及VHDL程序 Carry Look ahead Adder:4, 16, 32 bits 前置进位加法器的设计方案及VHDL程序 Carry Select Adder:16 Bits 进位选择加法器的设计方案及VHDL程序
https://www.eeworm.com/dl/652/152316.html
下载: 71
查看: 1259

matlab例程 k-step ahead predictions determined by simulation of the % one-step ahead neural network predictor.

k-step ahead predictions determined by simulation of the % one-step ahead neural network predictor. For NNARMAX % models the residuals are set to zero when calculating the % predictions. The predictions are compared to the observed output. %
https://www.eeworm.com/dl/665/384089.html
下载: 127
查看: 1077

VHDL/FPGA/Verilog verilog code 4-bit carry look-ahead adder output [3:0] s //summation output cout //carryout inpu

verilog code 4-bit carry look-ahead adder output [3:0] s //summation output cout //carryout input [3:0] i1 //input1 input [3:0] i2 //input2 input c0 //前一級進位
https://www.eeworm.com/dl/663/388867.html
下载: 29
查看: 1136

VHDL/FPGA/Verilog verilog code 16-bit carry look-ahead adder output [15:0] sum // 相加總和 output carryout // 進位 input

verilog code 16-bit carry look-ahead adder output [15:0] sum // 相加總和 output carryout // 進位 input [15:0] A_in // 輸入A input [15:0] B_in // 輸入B input carryin // 第一級進位 C0
https://www.eeworm.com/dl/663/388874.html
下载: 147
查看: 1126

Linux/Unix编程 linux read ahead算法博士论文

linux read ahead算法博士论文
https://www.eeworm.com/dl/619/469551.html
下载: 108
查看: 1061

教程资料 Xilinx UltraScale:新一代架构满足您的新一代架构需求(EN)

  中文版详情浏览:http://www.elecfans.com/emb/fpga/20130715324029.html   Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture    The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class ...
https://www.eeworm.com/dl/fpga/doc/32075.html
下载: 41
查看: 1094

可编程逻辑 Xilinx UltraScale:新一代架构满足您的新一代架构需求(EN)

  中文版详情浏览:http://www.elecfans.com/emb/fpga/20130715324029.html   Xilinx UltraScale:The Next-Generation Architecture for Your Next-Generation Architecture    The Xilinx® UltraScale™ architecture delivers unprecedented levels of integration and capability with ASIC-class ...
https://www.eeworm.com/dl/kbcluoji/38746.html
下载: 98
查看: 1049

编译器/解释器 Grammatica is a C# and Java parser generator (compiler compiler). It improves upon simlar tools (lik

Grammatica is a C# and Java parser generator (compiler compiler). It improves upon simlar tools (like yacc and ANTLR) by creating well-commented and readable source code, by having automatic error recovery and detailed error messages, and by support for testing and debugging grammars without generat ...
https://www.eeworm.com/dl/628/103268.html
下载: 116
查看: 1079

其他书籍 Every day, patches are created to cover up security holes in software applications and operating sys

Every day, patches are created to cover up security holes in software applications and operating systems. But by the time you download a patch, it could be too late. A hacker may have already taken advantage of the hole and wreaked havoc on your system. This innovative book will help you stay one st ...
https://www.eeworm.com/dl/542/216216.html
下载: 104
查看: 1093