V.32技术资料下载专区，收录1,224份相关技术文档、开发源码、电路图纸等优质工程师资源，全部免费下载。
循序渐进讲解如何用Verilog实现并行CRC-32校验，支持32位数据输入，符合AAL5标准。涵盖设计思路与测试方法，适合深入理解通信协议中的校验机制。
AFD - Advanced Filter Design using MATLABMiroslav D. Lutovac, Dejan V. Tosicversion 1.00 released 15 October 1999This pr...
Design, Implementation and Testing of a Digital Baseband Receiver for Spread Spectrum Telesensing (VHDL)
Computes BER v EbNo curve for convolutional encoding / soft decision Viterbi decoding scheme assuming BPSK. Brute fo...
Create a Delaunay triangulation or Voronoi diagram by clicking points. Delaunay triangulations and Voronoi diagrams are ...