UVM 源代码

UVM(Universal Verification Methodology)是当前数字集成电路验证领域最流行的验证方法学之一,它基于SystemVerilog语言,提供了一套完整的验证环境构建框架。UVM通过标准化的组件和接口设计,极大提高了验证代码的可重用性和可移植性,适用于…

收录资源 5 份 全站深度检索
源码文件

Server: Netscape-Communications/1.1 Date: Wednesday, 15-Jan-97 02:21:54 GMT Last-modified: Friday, 10-Jan-97 22:47:34 GMT Conte…

源码文件

/* $NetBSD: uvm.h,v 1.24 2000/11/27 08:40:02 chs Exp $ */ /* * * Copyright (c) 1997 Charles D. Cranor and Washington University…

源码文件

/* $NetBSD: uvm_anon.c,v 1.10 2000/11/25 06:27:59 chs Exp $ */ /* * * Copyright (c) 1997 Charles D. Cranor and Washington Unive…

源码文件

/* $NetBSD: uvm_page_i.h,v 1.14 2000/11/27 07:47:42 chs Exp $ */ /* * Copyright (c) 1997 Charles D. Cranor and Washington Unive…

源码文件

/* * Copyright (c) 2001 The University of Utah and the Flux Group. * All rights reserved. * * This file is part of the Flux O…