搜索结果
找到约 238 项符合
State 的查询结果
按分类筛选
- 全部分类
- 书籍 (22)
- matlab例程 (20)
- VHDL/FPGA/Verilog (18)
- 技术资料 (12)
- 单片机编程 (8)
- 其他书籍 (8)
- 文件格式 (8)
- 软件设计/软件工程 (7)
- 人工智能/神经网络 (7)
- 单片机开发 (7)
- 数学计算 (7)
- 其他 (6)
- 可编程逻辑 (5)
- 通讯编程文档 (5)
- 行业发展研究 (4)
- 文章/文档 (4)
- 数据结构 (4)
- 加密解密 (4)
- 数值算法/人工智能 (4)
- Linux/Unix编程 (3)
- 微处理器开发 (3)
- 其他数据库 (3)
- 编译器/解释器 (3)
- 其他嵌入式/单片机内容 (3)
- 嵌入式/单片机编程 (3)
- 软件工程 (3)
- 通讯/手机编程 (3)
- 论文 (3)
- 学术论文 (2)
- Mentor (2)
- 电源技术 (2)
- 嵌入式综合 (2)
- ARM (2)
- 开发工具 (2)
- 仿真技术 (2)
- 游戏 (2)
- VC书籍 (2)
- 3G开发 (2)
- VIP专区 (2)
- 资料/手册 (1)
- allegro (1)
- 模拟电子 (1)
- PCB相关 (1)
- DSP编程 (1)
- 无线通信 (1)
- 工控技术 (1)
- 测试测量 (1)
- Symbian (1)
- 技术管理 (1)
- USB编程 (1)
- 网络 (1)
- Java编程 (1)
- 中间件编程 (1)
- 串口编程 (1)
- Windows Mobile (1)
- 电子书籍 (1)
- 医药行业 (1)
- 操作系统开发 (1)
- BREW编程 (1)
- 驱动编程 (1)
- GPS编程 (1)
- 系统设计方案 (1)
- STL (1)
- *行业应用 (1)
- JavaScript (1)
- Internet/网络编程 (1)
- C/C++语言编程 (1)
- 接口技术 (1)
allegro State Machine Coding Styles for Synthesis
 
本文论述了状态机的verilog编码风格,以及不同编码风格的优缺点，Steve Golson's 1994 paper, "State Machine Design Techniques for Verilog and VHDL" [1], is agreat paper on state machine design using Verilog, VHDL and Synopsys tools. Steve's paper alsooffers in-depth background concernin ...
Mentor Design Safe Verilog State Machine（Synplicity）
 
One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sourcecode, and implement them with either sequential, gray, or one-hot encoding. But alsoperform a reachability ana ...
Mentor Creating Safe State Machines(Mentor)
 
Finite state machines are widely used in digital circuit designs. Generally, when designing a state machine using an HDL, the synthesis tools will optimize away all states that cannot be reached and generate a highly optimized circuit. Sometimes, however, the optimization is not acceptabl ...
可编程逻辑 State Machine Coding Styles for Synthesis
 
本文论述了状态机的verilog编码风格,以及不同编码风格的优缺点，Steve Golson's 1994 paper, "State Machine Design Techniques for Verilog and VHDL" [1], is agreat paper on state machine design using Verilog, VHDL and Synopsys tools. Steve's paper alsooffers in-depth background concernin ...
可编程逻辑 Design Safe Verilog State Machine（Synplicity）
 
One of the strengths of Synplify is the Finite State Machine compiler. This is a powerfulfeature that not only has the ability to automatically detect state machines in the sourcecode, and implement them with either sequential, gray, or one-hot encoding. But alsoperform a reachability ana ...
可编程逻辑 Creating Safe State Machines(Mentor)
 
Finite state machines are widely used in digital circuit designs. Generally, when designing a state machine using an HDL, the synthesis tools will optimize away all states that cannot be reached and generate a highly optimized circuit. Sometimes, however, the optimization is not acceptabl ...
Linux/Unix编程 Unique net-enabled GUI system based state of the art coding solutions with strong XML support.
Unique net-enabled GUI system based state of the art coding solutions with strong XML support.
VHDL/FPGA/Verilog State.Machine.Coding.Styles.for.Synthesis（状态机
State.Machine.Coding.Styles.for.Synthesis（状态机，英文,VHDL）
技术管理 企业存储的市场细分：芯片存储（Solid State Disk ）I/O瓶颈的根本解决方案
企业存储的市场细分：芯片存储（Solid State Disk ）I/O瓶颈的根本解决方案
嵌入式/单片机编程 Solid State Voice Recorder Using Flash MSP430
Solid State Voice Recorder Using Flash MSP430