虫虫首页| 资源下载| 资源专辑| 精品软件
登录| 注册

PRESS-How

  • 智能电网安全保护

    Abstract: Stuxnet, a sophisticated virus that damaged Iran's nuclear capability, should be an eye openerfor the world. We can choose to learn something very narrow (how to combat the Stuxnet virus) or wecan choose to focus on the larger goal of thwarting the next type of creative cyber attack. Unfortunately,critical industrial infrastructure is not currently designed with security as a key goal, leaving open multipleavenues for an educated and funded attacker to create massive problems. This tutorial outlines somebasic concepts that engineers and product definers should consider to make sure their new projects stayahead of future threats.

    标签: 智能电网 安全保护

    上传时间: 2013-11-17

    上传用户:llwap

  • 优化输电线路 精确测量电压驻波比(VSWR)

    Abstract: Impedance mismatches in a radio-frequency (RF) electrical transmission line cause power loss andreflected energy. Voltage standing wave ratio (VSWR) is a way to measure transmission line imperfections. Thistutorial defines VSWR and explains how it is calculated. Finally, an antenna VSWR monitoring system is shown.

    标签: VSWR 输电线路 精确测量 电压驻波比

    上传时间: 2013-10-19

    上传用户:yuanwenjiao

  • 智能电表和智能电网手册

    Abstract: Investment in smart meters and smart grid end equipment continues to grow worldwide as countriestry to make their electric delivery systems more efficient. However, as critical as the electric deliveryinfrastructure is, it is normally not secured and thus subject to attack. This article describes the concept oflife-cycle security—the idea that embedded equipment in the smart grid must have security designed into theentire life of the product, even back to the contract manufacturer. We also talk about how life-cycle securityapplies to embedded equipment in the smart grid. Potential threats are discussed, as are potential solutionsto mitigate the risks posed by those threats.

    标签: 智能电表 智能电网

    上传时间: 2014-12-24

    上传用户:熊少锋

  • 低电压FPGA的高性能开关电源解决方案

      The core voltages for FPGAs are moving lower as a resultof advances in the fabrication process. The newest FPGAfamily from Altera, the Stratix® II, now requires a corevoltage of 1.2V and the Stratix, Stratix GX, HardCopy®Stratix and CycloneTM families require a core voltage of1.5V. This article discusses how to power the core and I/Oof low voltage FPGAs using the latest step-down switchmode controllers from Linear Technology Corporation.

    标签: FPGA 低电压 高性能开关 电源解决方案

    上传时间: 2013-10-08

    上传用户:wangfei22

  • 手持式高功率电池充电器

      As the performance of many handheld devices approachesthat of laptop computers, design complexity also increases.Chief among them is thermal management—how doyou meet increasing performance demands while keepinga compact and small product cool in the user’s hand?For instance, as battery capacities inevitably increase,charge currents will also increase to maintain or improvetheir charge times. Traditional linear regulator-based batterychargers will not be able to meet the charge currentand effi ciency demands necessary to allow a product torun cool. What is needed is a switching-based chargerthat takes just about the same amount of space as a linearsolution—but without the heat.

    标签: 手持式 高功率 电池充电器

    上传时间: 2013-11-23

    上传用户:lu2767

  • 太阳能电池板电池充电技术手册

      Advances in low power electronics now allow placementof battery-powered sensors and other devices in locationsfar from the power grid. Ideally, for true grid independence,the batteries should not need replacement, but instead berecharged using locally available renewable energy, suchas solar power. This Design Note shows how to producea compact battery charger that operates from a small2-cell solar panel. A unique feature of this design is thatthe DC/DC converter uses power point control to extractmaximum power from the solar panel.

    标签: 太阳能电池板 电池充电 技术手册

    上传时间: 2014-01-20

    上传用户:wettetw

  • 高效率,高密度,高电流应用的多相转换器

      As logic systems get larger and more complex, theirsupply current requirements continue to rise. Systemsrequiring 100A are fairly common. A high current powersupply to meet such requirements usually requires parallelingseveral power regulators to alleviate the thermalstress on the individual power components. A powersupply designer is left with the choice of how to drive theseparalleled regulators: brute-force single-phase or smartPolyPhaseTM.

    标签: 高效率 密度 多相转换器 高电流

    上传时间: 2013-10-08

    上传用户:zhqzal1014

  • DS8005评估套件入门

    Abstract: This application note describes how to build, debug, and run applications on the on-board MAXQ622microcontroller to interface with the DS8005 dual smart card interface. This is demonstrated in both IAREmbedded Workbench and the Rowley CrossWorks IDE, using sample code provided with the kit.

    标签: 8005 DS 评估套件

    上传时间: 2013-10-29

    上传用户:ddddddd

  • 基于HITAG读写芯片HTRC110的读写设备设计

    Designing read/write device (RWD) units for industrial RF-Identification applications is strongly facilitated by the NXP Semiconductors HITAG Reader Chip HTRC110. All needed function blocks, like the antenna driver, modulator demodulator and antenna diagnosis unit, are integrated in the HTRC110. Therefore only a minimum number of additional passive components are required for a complete RWD. This Application Note describes how to design an industrial RF-Identification system with the HTRC110. The major focus is dimensioning of the antenna, all other external components including clock and power supply, as well as the demodulation principle and its implementatio

    标签: HITAG HTRC 110 读写芯片

    上传时间: 2013-10-22

    上传用户:zhengjian

  • MAXX9257 MAX9258芯片可编程SerDes持续时间计算

    The MAX9257/MAX9258 programmable serializer/deserializer (SerDes) devices transfer both video data and control signals over the same twisted-pair cable. However, control data can only be transmitted during the vertical blank time, which is indicated by the control-channel-enabled output (CCEN) signal. The electronic control unit (ECU) firmware designer needs to know how quickly to respond to the CCEN signal before it times out and how to calculate this duration. This application note describes how to calculate the duration of the CCEN for the MAX9257/MAX9258 SerDes chipset. The calculation is based on STO timeout, clock frequency, and UART bit timing. The CCEN duration is programmable and can be closed if not in use.

    标签: SerDes MAXX 9257 9258

    上传时间: 2014-01-24

    上传用户:xingisme