MAX7044是基于晶振PLL 的VHF/UHF发射器芯片
MAX7044是基于晶振PLL 的VHF/UHF发射器芯片,在300 MHz~450 MHz频率范围内发射OOK/ASK数据,数据速率达到100 kbps,输出功率+13 dBm(50Ω负载),电源电压+2.1~+3.6 V,电流消耗在2....
PLL计算技术资料下载专区,收录500份相关技术文档、开发源码、电路图纸等优质工程师资源,全部免费下载。
MAX7044是基于晶振PLL 的VHF/UHF发射器芯片,在300 MHz~450 MHz频率范围内发射OOK/ASK数据,数据速率达到100 kbps,输出功率+13 dBm(50Ω负载),电源电压+2.1~+3.6 V,电流消耗在2....
介绍了DDS芯片AD9852和锁相环芯片ADF4113的主要工作原理和功能特点.介绍了DDS+PLL混合频率合成技术的原理和应用.给出了用单片机控制DDS+PLL实现2~4GHz宽带跳频频率合成器的设计电路,并给出实验结果.
%The phase locked loop(PLL),adjusts the phase of a local oscillator %w.r.t the incoming modulated signal.In this way,t...
CMOS PLL Synthesizers:analysis and design -- a very good book by Keliu Shu Edgar Sánchez-Sinencio and published by Spri...
Jitter is extremely important in systems using PLL-based clock drivers. The effects of jitter range from not having any...