搜索结果
找到约 38 项符合
Multiplier 的查询结果
按分类筛选
嵌入式/单片机编程 8x8 Software Multiplier in PIC5X
8x8 Software Multiplier in PIC5X
VHDL/FPGA/Verilog -- Booth Multiplier -- This file contains all the entity-architectures for a complete -- k-bit x k
-- Booth Multiplier
-- This file contains all the entity-architectures for a complete
-- k-bit x k-bit Booth multiplier.
-- the design makes use of the new shift operators available in the VHDL-93 std
-- this design passes the Synplify synthesis check
-- download from: www.fpga.com.cn & www.pld.com. ...
嵌入式/单片机编程 许多非常有用的 Verilog 实例: ADC, FIFO, ADDER, MULTIPLIER 等
许多非常有用的 Verilog 实例: ADC, FIFO, ADDER, MULTIPLIER 等
其他 -- Booth Multiplier -- This file contains all the entity-architectures for a complete -- k-bit
-- Booth Multiplier
-- This file contains all the entity-architectures for a complete
-- k-bit x k-bit Booth multiplier.
-- the design makes use of the new shift operators available in the VHDL-93 std
-- this design passes the Synplify synthesis check
汇编语言 主題 : Low power Modified Booth Multiplier 介紹 : 為了節省乘法器面積、加快速度等等
主題 :
Low power Modified Booth Multiplier
介紹 : 為了節省乘法器面積、加快速度等等，許多文獻根據乘法器中架構提出改進的方式，而其中在1951年，A. D. Booth教授提出了一種名為radix-2 Booth演算法，演算法原理是在LSB前一個位元補上“0”，再由LSB至MSB以每兩個位元為一個Group，而下一個Group的LSB會與上一個Group ...
嵌入式/单片机编程 54x54-bit Radix-4 Multiplier based on Modified Booth Algorithm
54x54-bit Radix-4 Multiplier
based on Modified Booth Algorithm
文章/文档 code for booths multiplier
code for booths multiplier
系统设计方案 Booth multiplier written in verilog
Booth multiplier written in verilog
电子书籍 model algorithm for 32 bit multiplier
model algorithm for 32 bit multiplier
文章/文档 performance analysis of a multiplier
performance analysis of a multiplier