源码文件
[Library] others = $MODEL_TECH/../modelsim.ini fusion = D:/Actel/Libero/LIBERO~1.4/Designer/lib/modelsim/precompiled/vlog/fusion…
Libero 源代码
探索Libero，掌握前沿FPGA设计利器！作为Microsemi公司推出的强大开发环境，Libero支持从入门级到高性能的全系列FPGA产品。它集成了逻辑综合、布局布线及仿真验证等全流程工具链，特别适合于通信、工业控制以及航空航天等高可靠性应用领域。无论是初学者还是资深工程师，…
收录资源 55 份
全站深度检索
共匹配 55 份工程资源
· 第 1 / 6 页
源码文件
# # # # Created by Synplify VHDL Compiler version 3.1.0, Build 049R from Synplicity, Inc. # Copyright 1994-2004 Synplicity, In…
源码文件
unit u_resto_valuta; interface uses Windows, Messages, SysUtils, Classes, Graphics, Controls, Forms, Dialogs, StdCtrls…
源码文件
unit u_resto_valuta; interface uses Windows, Messages, SysUtils, Classes, Graphics, Controls, Forms, Dialogs, StdCtrls…
源码文件
NET 12 1 0 COMPONENT 15 0 0 ATTRIBUTE 14 0 0 LABEL 1…
源码文件
[Library] others = $MODEL_TECH/../modelsim.ini proasic3e = $MODEL_TECH/../actel/vhdl/proasic3e syncad_vhdl_lib = C:\Libero\Desi…
源码文件
Marco Marco on backup system Web Master
源码文件
NET 12 1 0 COMPONENT 15 0 0 ATTRIBUTE 14 0 0 LABEL 1…
源码文件
[Library] others = $MODEL_TECH/../modelsim.ini fusion = D:/Actel/Libero/Libero_v8.4/Designer/lib/modelsim/precompiled/vlog/fusio…
源码文件
[Library] others = $MODEL_TECH/../modelsim.ini fusion = D:/Actel/Libero/Libero_v8.4/Designer/lib/modelsim/precompiled/vlog/fusio…