VHDL实现SPI功能源代码 -- The SPI bus is a 3 wire bus that in effect links a serial shift -- register betw
VHDL实现SPI功能源代码 -- The SPI bus is a 3 wire bus that in effect links a serial shift -- register between the "master" and...
HT+Bus技术资料下载专区,收录436份相关技术文档、开发源码、电路图纸等优质工程师资源,全部免费下载。
VHDL实现SPI功能源代码 -- The SPI bus is a 3 wire bus that in effect links a serial shift -- register between the "master" and...
这是一个连通OPB和Wishbone Bus的Bridge, 能够让OPB与开源的Wishbone Bus连接通信, 从而使用基于Wishbone的许多开源IP Core
IDE bus master的技术文档 Bus master通过DMA将数据从ATA设备传输到内存中
The I2C-bus or Inter-Integrated Circuit bus has been developed by Philips. it allowsintegrated c
freescale can bus application code using freescale mcu and codewarrior platform
High Definition Audio Bus Specification Rev 1.0, design change notes 2006.
High Definition Audio Bus Specification Rev 1.0, design change notes, 2007.7
use of NIOS PIO to simulate I2C bus,to initial TVP5150