FPGA 源代码

FPGA(FieldProgrammableGateArray)是在PAL(可编程阵列逻辑)、GAL(通用阵列逻辑)等可编程器件的基础上进一步发展的产物。它是作为专用集成电路(ASIC)领域中的一种半定制电路而出现的,既解决了定制电路的不足,又克服了原有可编程器件门电路数有限的缺…

收录资源 500 份 全站深度检索
源码文件

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*********…

源码文件

Assembler report for Flow_Led Wed Jul 02 21:41:23 2008 Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version --------…

源码文件

Assembler report for BaseGate Wed Jul 02 21:46:13 2008 Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version --------…

源码文件

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*********…

源码文件

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*********…

源码文件

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*********…

源码文件

Assembler report for Flicker_Led Wed Jul 02 18:23:54 2008 Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version -----…

源码文件

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*********…

源码文件

Assembler report for KeyLed Wed Jul 02 21:53:11 2008 Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version ----------…

源码文件

/* Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version */ JedecChain; FileRevision(JESD32A); DefaultMfr(6E); P Ac…