VHDL中Loop动态条件的可综合转化.pdf
资料->【C】嵌入系统->【C2】IC设计与FPGA->【3】其它->【Verilog HDL、VHDL、硬件描述语言】->VHDL中Loop动态条件的可综合转化.pdf...
Costas Loop技术资料下载专区,收录72份相关技术文档、开发源码、电路图纸等优质工程师资源,全部免费下载。
资料->【C】嵌入系统->【C2】IC设计与FPGA->【3】其它->【Verilog HDL、VHDL、硬件描述语言】->VHDL中Loop动态条件的可综合转化.pdf...
Sample ADA program...How to create hello world....programs on IF loop and switch case...
Test program to loop on Successive Approximation A-to-D conversion. Allows digital codes and resul...
%The phase locked loop(PLL),adjusts the phase of a local oscillator %w.r.t the incoming modulated ...
This program controls a BLDC motor in closed loop using PIC18Fxx31 devices. Hardware used is PICDE...
R. Lo Cigno, P. Larcheri 802.11e closed-loop scheduling Description: ns-2 package for 802.11e clo...
Removing output capacitors saves money and boardspace. Linear Technology’s OPTI-LOO...
用costas环实现载波同步。假设发送信号载波频率为3.563Mhz,本地初始频率为3.5628Mhz。程序中直接给出了环路滤波器的参数C1,C2。...
Excel spreadsheet allowing calculation of the best R-C-C component values on the PLL Loop Back Filte...