Verilog model for QDRII
基于Verilog的QDRII+设备模型,支持4字突发、x18数据宽度及2.5周期延迟,适用于高速存储接口设计。包含完整测试环境与验证向量,提升开发效率。...
基于Verilog的QDRII+设备模型,支持4字突发、x18数据宽度及2.5周期延迟,适用于高速存储接口设计。包含完整测试环境与验证向量,提升开发效率。...
Hi This mfile is source code for image segementation using active contour models [Snake]. It found ...
Rational Rose data model reference...
krigging model for interpolating data...
Inside the C++ Object Model...
smcdemo1 for Bayesian Model Selection...
2003-12-20_Windows Driver Model...
Inside the C++ Object Model,该书详细的讲述了C++的对象模型的使用方法...
the verilog model of async_fifo....
the model of cpu ARM7TDMI....