📚 BUS HOLD技术资料

📦 资源总数：525

💻 源代码：23101

🔌 电路图：2

🔥 BUS HOLD热门资料

查看全部525个资源 »

opencore ahb to wishbone bus verilog code...

📅 2013-12-07 👤 努力努力再努力

opencore wishbone verilog code

Universal Serial Bus 3.0 Specification,USB3.0新規格SPEC希望對研究USB3.0的人有幫助....

📅 2014-01-05 👤 wys0120

3.0 Specification Universal USB

GPIO (General Purpose Input and Output ports) with microprocessor programmable tri-state bus interface...

📅 2017-06-13 👤 hxy200501

microprocessor programmable tri-state General

Jh_cpu is a cpu with 12 address,8 data bus, adn give direct address ,indirect address two addressin way....

📅 2017-06-14 👤 bakdesec

address addressin indirect Jh_cpu

LLRF CONTROL SYSTEM USING A COMMERCIAL BOARD for PCI BUS capture date...

📅 2013-12-16 👤 CHENKAI

COMMERCIAL CONTROL capture SYSTEM

📂 BUS HOLD资料分类