搜索结果
找到约 24 项符合
ASSIGN 的查询结果
按分类筛选
Applet Insert table of contents: Create some pages, assign labels to them and insert a table of conten
Insert table of contents:
Create some pages, assign labels to them and insert a table of contents at
the beginning of the document
VHDL/FPGA/Verilog FPGA Verilog,双向端口的研究,比较全,由ASSIGN和ALWAYS模块组成,测试可用
FPGA Verilog,双向端口的研究,比较全,由ASSIGN和ALWAYS模块组成,测试可用
企业管理 可视界面监狱管理系统 添加更改删除狱警囚犯 增加减少囚犯服刑年限 显示狱警工作年限 增加减少狱警工资 ASSIGN狱警囚犯到不同囚室
可视界面监狱管理系统
添加更改删除狱警囚犯
增加减少囚犯服刑年限
显示狱警工作年限
增加减少狱警工资
ASSIGN狱警囚犯到不同囚室，等
VHDL/FPGA/Verilog 同一基类型的两分辨类型的赋值相容问题,各个源描述的编译顺序是:logic.vhd,assign.vhd
同一基类型的两分辨类型的赋值相容问题,各个源描述的编译顺序是:logic.vhd,assign.vhd
其他书籍 The combinatorial core of the OVSF code assignment problem that arises in UMTS is to assign some no
The combinatorial core of the OVSF code assignment problem
that arises in UMTS is to assign some nodes of a complete binary
tree of height h (the code tree) to n simultaneous connections, such that
no two assigned nodes (codes) are on the same root-to-leaf path. Each
connection requires a code on a ...
其他书籍 Your application should never assign a seat that has already been assigned. When the economy sectio
Your application should never assign a seat that has already been assigned. When the economy
section is full, your application should ask the person if it is acceptable to be placed in
the first-class section (and vice versa). If yes, make the appropriate seat assignment.
教程资料 FPGA Verilog
FPGA Verilog,双向端口的研究,比较全,由ASSIGN和ALWAYS模块组成,测试可用
PCB相关 Hyperlynx仿真应用:阻抗匹配
Hyperlynx仿真应用:阻抗匹配.下面以一个电路设计为例，简单介绍一下PCB仿真软件在设计中的使用。下面是一个DSP硬件电路部分元件位置关系(原理图和PCB使用PROTEL99SE设计)，其中DRAM作为DSP的扩展Memory(64位宽度，低8bit还经过3245接到FLASH和其它芯片)，DRAM时钟频率133M。因为频率较高，设计过程中我们需要考虑DRAM的数据 ...
嵌入式综合 6小时学会labview
6小时学会labview,
labview Six Hour Course – Instructor Notes
 
This zip file contains material designed to give students a working knowledge of labview in a 6 hour timeframe. The contents are:
Instructor Notes.doc – this document.
labviewIntroduction-SixHour.ppt – a PowerPoint presentati ...
开发工具 Foundation入门—仿真
Explain how to open the Waveform Viewer for Verification
? State how to insert nodes into the Waveform Viewer
? Tell how to assign Stimulus with the Stimulator Selector