源码文件 contr.v module contr(lod,clk,aqm,aqc,numm,numc,rst,c,light); input[7:0] aqm,aqc; output[7:0] numm,numc; output[5:0] light; input clk,c…
