16-bit+processor技术资料下载专区，收录2,094份相关技术文档、开发源码、电路图纸等优质工程师资源，全部免费下载。
介绍了基于CPLD 和EDA 技术的BIT(机内测试)系统的实现。本系统以CPLD 为控制核心，在MAX+PLUSII 环境下采用VHDL 语言实现了系统接口及测频电路。该系统具有集成度高、灵活性强、
Designing a 33MHz, 32-Bit PCI Target Using ispMACH Devices The evolution of digital syste
Probability of symbol and bit error for M orthogonal signals
Infra Red Transmit coding for 8 bit address and data
54x54-bit Radix-4 Multiplier based on Modified Booth Algorithm
Bit error probability curve for BPSK with channal for wimax
nice book about USB a little bit too windows related
LCD FOR 8 BIT INTERFACE, TEST ON SPATAN-3E BOARD