代码搜索：xilinx ise 开发教程

找到约 10,000 项符合「xilinx ise 开发教程」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/202421/15384319

add fir_compare.add

# AccelDSP 8.1.1 build 690 Production, compiled Apr 26 2006 # # THIS IS UNPUBLISHED, LICENSED SOFTWARE THAT IS THE CONFIDENTIAL # AND PROPRIETARY PROPERTY OF XILINX OR ITS LICENS
·
www.eeworm.com/read/201992/15391274

edn ten_cnt.edn

(edif test (edifVersion 2 0 0) (edifLevel 0) (keywordMap (keywordLevel 0)) (status (written (timeStamp 2006 7 14 9 45 42) (author "Xilinx, Inc.") (program "Xilinx CORE Generator" (version "Xi
·
www.eeworm.com/read/113858/15446780

txt readme.txt

============================================================================== README file: XAPP209 Verilog Reference Design =========================================================================
·
www.eeworm.com/read/113858/15446783

readme

============================================================================== README file: XAPP209 Verilog Reference Design ===========================================================================
·
www.eeworm.com/read/387416/8685284

log coregen.log

# Xilinx CORE Generator 6.1i # User = 刘韬 Initializing default project... Loading plug-ins... All runtime messages will be recorded in E:\刘韬\MY_WORK\FPGA\程序\I2C\coregen.log # busformat=BusFormatAn
·
www.eeworm.com/read/177213/9464802

log coregen.log

# Xilinx CORE Generator 6.3i # User = xiaoshichang Initializing default project... Loading plug-ins... All runtime messages will be recorded in H:\金美通信1\vhdl程序\clk_div3\coregen.log NEWPROJECT .
·
www.eeworm.com/read/277841/10600280

cmd_log fpgatodsp.cmd_log

xst -intstyle ise -ifn __projnav/fpgatodsp.xst -ofn fpgatodsp.syr ngdbuild -intstyle ise -dd "d:\favorites\fpgatodsp/_ngo" -nt timestamp -uc fd_constraints.ucf -p xc4vsx35-ff668-12 fpgatodsp.ngc fpg
·
www.eeworm.com/read/351504/10644977

log coregen.log

# Xilinx CORE Generator 6.1i # User = 刘韬 Initializing default project... Loading plug-ins... All runtime messages will be recorded in E:\刘韬\MY_WORK\FPGA\程序\I2C\coregen.log # busformat=BusFormatAn
·
www.eeworm.com/read/277196/10655166

log coregen.log

# Xilinx CORE Generator 6.1i # User = 刘韬 Initializing default project... Loading plug-ins... All runtime messages will be recorded in E:\刘韬\MY_WORK\FPGA\程序\I2C\coregen.log # busformat=BusFormatAn
·
www.eeworm.com/read/419416/10869091

cmd_log rece.cmd_log

sch2vhdl -intstyle ise -family spartan2e -flat -suppress -w rece.sch rece.vhf xst -intstyle ise -ifn __projnav/rece.xst -ofn rece.syr ngdbuild -intstyle ise -dd "d:\2222/_ngo" -uc rece.ucf -p xc2s1
·