代码搜索：when
找到约 10,000 项符合「when」的源代码
代码结果 10,000
www.eeworm.com/read/198238/7946387
vhd 条件赋值：使用when else语句.vhd
-- Conditional Signal Assignment
-- download from: www.pld.com.cn & www.fpga.com.cn
Library IEEE ;
use IEEE.std_logic_1164.all ;
ENTITY condsig IS
PORT
(
input0, input1, sel : IN BI
www.eeworm.com/read/198238/7946493
txt 条件赋值：使用when else语句.txt
-- Conditional Signal Assignment
-- download from: www.pld.com.cn & www.fpga.com.cn
Library IEEE ;
use IEEE.std_logic_1164.all ;
ENTITY condsig IS
PORT
(
input0, input1, sel : IN BI
www.eeworm.com/read/197597/7984703
vhd 条件赋值：使用when else语句.vhd
-- Conditional Signal Assignment
-- download from: www.pld.com.cn & www.fpga.com.cn
Library IEEE ;
use IEEE.std_logic_1164.all ;
ENTITY condsig IS
PORT
(
input0, input1, sel : IN BI
www.eeworm.com/read/141286/13024688
txt 多路选择器when.txt
--Multiplexer 16-to-4 using if-then-elsif-else Statement
-- download from www.pld.com.cn & www.fpga.com.cn
library ieee;
use ieee.std_logic_1164.all;
entity mux is port(
a, b, c, d:
www.eeworm.com/read/141282/13024801
txt 多路选择器when.txt
--Multiplexer 16-to-4 using if-then-elsif-else Statement
-- download from www.pld.com.cn & www.fpga.com.cn
library ieee;
use ieee.std_logic_1164.all;
entity mux is port(
a, b, c, d:
www.eeworm.com/read/137517/13318010
vhd 条件赋值：使用when else语句.vhd
-- Conditional Signal Assignment
-- download from: www.pld.com.cn & www.fpga.com.cn
Library IEEE ;
use IEEE.std_logic_1164.all ;
ENTITY condsig IS
PORT
(
input0, input1, sel : IN BI
www.eeworm.com/read/487908/6501829
vhd 条件赋值：使用when else语句.vhd
-- Conditional Signal Assignment
-- download from: www.pld.com.cn & www.fpga.com.cn
Library IEEE ;
use IEEE.std_logic_1164.all ;
ENTITY condsig IS
PORT
(
input0, input1, sel : IN BI
www.eeworm.com/read/407623/11413079
txt how to determine when a page is done.txt
www.eeworm.com/read/157209/11730130
txt 条件赋值：使用when else语句.txt
-- Conditional Signal Assignment
-- download from: www.pld.com.cn & www.fpga.com.cn
Library IEEE ;
use IEEE.std_logic_1164.all ;
ENTITY condsig IS
PORT
(
input0, input1, sel : IN BI
www.eeworm.com/read/370579/9595075
vhd 条件赋值：使用when else语句.vhd
-- Conditional Signal Assignment
-- download from: www.pld.com.cn & www.fpga.com.cn
Library IEEE ;
use IEEE.std_logic_1164.all ;
ENTITY condsig IS
PORT
(
input0, input1, sel : IN BI