代码搜索：verilog hdl 是什么？
找到约 10,000 项符合「verilog hdl 是什么？」的源代码
代码结果 10,000
www.eeworm.com/read/207756/15262692
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity ccmul is
generic(
w2 : integer := 17;
w1 : integer := 9;
w : integer := 8
);
www.eeworm.com/read/173096/5380349
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity sfifo is
port(
clk : in vl_logic;
wen : in vl_logic;
wptr : in vl_logic_vec
www.eeworm.com/read/173096/5380350
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity mul is
port(
clk : in vl_logic;
nrst : in vl_logic;
a : in vl_logic_vecto
www.eeworm.com/read/173096/5380355
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity top is
generic(
row : integer := 96;
col : integer := 96;
rowsize : integer := 7;
www.eeworm.com/read/173096/5380361
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity comp4 is
port(
a1 : in vl_logic_vector(3 downto 0);
a2 : in vl_logic_vector(3 downto 0);
www.eeworm.com/read/168634/5441251
rc oh.rc
@vericom rc file Version 1.0
[oh]
invokeDir = /ae9b/hlhsiao/testcase/demo43/verilog/rtl_mt_libs
hostCommand = -f run_veri_test.f
www.eeworm.com/read/167788/5452383
makefile
all: sim
SHELL = /bin/sh
MS=-s
##########################################################################
#
# DUT Sources
#
##########################################################################
www.eeworm.com/read/159314/5584770
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity cy4_21 is
generic(
cds_action : string := "ignore"
);
port(
c0 : out vl_logic;
c1
www.eeworm.com/read/159314/5584781
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity iobufsn_s_24 is
port(
o : out vl_logic;
io : inout vl_logic;
i : in vl_lo
www.eeworm.com/read/159314/5584794
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity iobufns_f is
port(
o : out vl_logic;
io : inout vl_logic;
i : in vl_logic