代码搜索:verilog hdl 是什么?

找到约 10,000 项符合「verilog hdl 是什么?」的源代码

代码结果 10,000
www.eeworm.com/read/347114/11691500

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity bmux21 is port( \MO\ : out vl_logic_vector(15 downto 0); \A\ : in vl_logic_vector(15 downto 0);
www.eeworm.com/read/347114/11691575

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity b17mux21 is port( \MO\ : out vl_logic_vector(16 downto 0); \A\ : in vl_logic_vector(16 downto 0);
www.eeworm.com/read/347114/11691642

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity mercury_io is generic( operation_mode : string := "input"; ddio_mode : string := "none"; open_drain_output: strin
www.eeworm.com/read/347114/11691670

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity bmux21 is port( \MO\ : out vl_logic_vector(15 downto 0); \A\ : in vl_logic_vector(15 downto 0);
www.eeworm.com/read/347114/11691801

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity b32mux21 is port( \MO\ : out vl_logic_vector(31 downto 0); \A\ : in vl_logic_vector(31 downto 0);
www.eeworm.com/read/347114/11691967

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity bmux21 is port( \MO\ : out vl_logic_vector(15 downto 0); \A\ : in vl_logic_vector(15 downto 0);
www.eeworm.com/read/347114/11692476

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity io_buf_tri is port( datain : in vl_logic; dataout : out vl_logic; oe : in vl_logi
www.eeworm.com/read/347114/11692578

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity bmux21 is port( \MO\ : out vl_logic_vector(15 downto 0); \A\ : in vl_logic_vector(15 downto 0);
www.eeworm.com/read/347114/11692676

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity b17mux21 is port( \MO\ : out vl_logic_vector(16 downto 0); \A\ : in vl_logic_vector(16 downto 0);
www.eeworm.com/read/347114/11692703

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity cyclone_lcell is generic( operation_mode : string := "normal"; synch_mode : string := "off"; register_cascade_mode