代码搜索:verilog hdl 是什么?

找到约 10,000 项符合「verilog hdl 是什么?」的源代码

代码结果 10,000
www.eeworm.com/read/452945/7428897

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity pc is port( clk : in vl_logic; reset : in vl_logic; pcwrite : in vl_logic;
www.eeworm.com/read/452945/7428906

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity InsMem is port( clk : in vl_logic; A : in vl_logic_vector(5 downto 0); RD :
www.eeworm.com/read/452945/7428912

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity Mem is port( clk : in vl_logic; we : in vl_logic; irwrite : in vl_logic;
www.eeworm.com/read/452945/7428915

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity ALU is port( clk : in vl_logic; srca : in vl_logic_vector(31 downto 0); srcb : i
www.eeworm.com/read/452945/7428918

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity DataMem is port( clk : in vl_logic; we : in vl_logic; a : in vl_logic_v
www.eeworm.com/read/452945/7428930

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity signExt is port( a : in vl_logic_vector(15 downto 0); signExt : in vl_logic; y
www.eeworm.com/read/450468/7483627

qsf top_watch.qsf

# Copyright (C) 1991-2007 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any outpu
www.eeworm.com/read/450211/7488692

hif div8.hif

Version 7.2 Build 151 09/26/2007 SJ Web Edition 7 2631 OFF OFF OFF OFF ON ON ON FV_OFF Level2 0 0 VRSM_ON VHSM_ON 0 -- Start Partition -- -- End Partition -- -- Start Library Paths
www.eeworm.com/read/449295/7509142

order compilation.order

.\src\fd16d.bde .\src\c4u.bde .\src\c4ud.bde .\src\fifod.bde .\src\rm16x32.bde .\src\rm16x16.bde .\src\fifo.bde .\src\TB_verilog\fifo_TB.v .\src\TB_vhd\fifo_TB.vhd
www.eeworm.com/read/449295/7509149

do default_compile.do

edfcomp "$DSN/src/fd16d.bde" edfcomp "$DSN/src/c4u.bde" edfcomp "$DSN/src/c4ud.bde" edfcomp "$DSN/src/fifod.bde" edfcomp "$DSN/src/rm16x32.bde" edfcomp "$DSN/src/rm16x16.bde" edfcomp "$DSN/src/f