代码搜索：verilog hdl 是什么？

找到约 10,000 项符合「verilog hdl 是什么？」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/162707/10280619

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity shift is port( clk : in vl_logic; din : in vl_logic; dout : out vl_logic_vec
·
www.eeworm.com/read/162707/10280671

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity ex2 is port( a : in vl_logic; d : out vl_logic ); end ex2;
·
www.eeworm.com/read/162707/10280678

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity d_flip_flop is port( clk : in vl_logic; reset : in vl_logic; din : in vl_log
·
www.eeworm.com/read/280359/10335502

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity mult is port( clock : in vl_logic; dataa : in vl_logic_vector(15 downto 0); datab :
·
www.eeworm.com/read/280359/10335527

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity firfilter is generic( H_16b_0 : integer := 0; H_16b_1 : integer := 101; H_16b_2 : integer := 399;
·
www.eeworm.com/read/425705/10335932

hif ram.hif

Version 7.2 Build 151 09/26/2007 SJ Full Version 42 2488 OFF OFF OFF OFF ON ON ON FV_OFF Level2 0 0 VRSM_ON VHSM_ON 0 -- Start Partition -- -- End Partition -- -- Start Library Path
·
www.eeworm.com/read/425674/10337894

hif alu.hif

Version 7.2 Build 151 09/26/2007 SJ Full Version 7 2631 OFF OFF OFF OFF ON ON ON FV_OFF Level2 0 0 VRSM_ON VHSM_ON 0 -- Start Partition -- -- End Partition -- -- Start Library Paths
·
www.eeworm.com/read/279794/10393330

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity cic_4_dec is port( clk : in vl_logic; rst : in vl_logic; cic_in : in vl_logic
·
www.eeworm.com/read/279788/10393421

qsf scrambler.qsf

# Copyright (C) 1991-2006 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any outpu
·
www.eeworm.com/read/279788/10393430

vhd _primary.vhd

library verilog; use verilog.vl_types.all; entity scrambler is port( clk : in vl_logic; seqIn : in vl_logic_vector(7 downto 0); seqOut
·