代码搜索：verilog hdl 是什么？
找到约 10,000 项符合「verilog hdl 是什么？」的源代码
代码结果 10,000
www.eeworm.com/read/420528/10791654
qsf fifo.qsf
# Copyright (C) 1991-2008 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any outpu
www.eeworm.com/read/349305/10836668
_info
m255
13
cModel Technology
dG:\verilog\LCDtest\LCD_top
vReset_Delay
Im2=nAg]:[65Wg[D;46Q9U3
VDoL>1[=KXh_Qfl1[=KX
www.eeworm.com/read/349305/10836725
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity SEG7_LUT is
port(
oSEG : out vl_logic_vector(6 downto 0);
iDIG : in vl_logic_vector(3 downto 0)
)
www.eeworm.com/read/273951/10893859
qmsg gate_control.tan.qmsg
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer " "Info: Running Quartus
www.eeworm.com/read/468753/6987207
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity bitwise_and is
port(
in1 : in vl_logic_vector(31 downto 0);
in2 : in vl_logic_vector(31 downto 0);
www.eeworm.com/read/468753/6987399
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity bitwise_not is
port(
\in\ : in vl_logic_vector(31 downto 0);
\out\ : out vl_logic_vector(31 downto 0)
www.eeworm.com/read/468753/6987441
vhd _primary.vhd
library verilog;
use verilog.vl_types.all;
entity bitwise_or is
port(
in1 : in vl_logic_vector(31 downto 0);
in2 : in vl_logic_vector(31 downto 0);
www.eeworm.com/read/468066/6998889
qsf mulfactor.qsf
# Copyright (C) 1991-2006 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any outpu
www.eeworm.com/read/464849/7060924
prj test_pwm_sch_beh.prj
verilog work "cntr4.v"
verilog work "mag4comp.v"
verilog work "pwm_sch.vf"
verilog work "test_pwm_sch.tfw"
verilog work C:/Xilinx/verilog/src/glbl.v
www.eeworm.com/read/464849/7060993
isim_beh_prj test_pwm_sch.isim_beh_prj
verilog work "cntr4.v"
verilog work "mag4comp.v"
verilog work "pwm_sch.vf"
verilog work "test_pwm_sch.tfw"
verilog work C:/Xilinx/verilog/src/glbl.v