代码搜索：verilog hdl 开发教程
找到约 10,000 项符合「verilog hdl 开发教程」的源代码
代码结果 10,000
www.eeworm.com/read/338208/3319433
c uart_hdl.c
/************************************************************************/
/* */
/*
www.eeworm.com/read/338208/3319441
c fec__hdl.c
/************************************************************************/
/* */
/*
www.eeworm.com/read/338208/3319445
c qmc__hdl.c
/************************************************************************/
/* */
/*
www.eeworm.com/read/338208/3319505
c uart_hdl.c
/************************************************************************/
/* */
/*
www.eeworm.com/read/338208/3319512
c fec__hdl.c
/************************************************************************/
/* */
/*
www.eeworm.com/read/338208/3319516
c qmc__hdl.c
/************************************************************************/
/* */
/*
www.eeworm.com/read/260612/4330060
v hdl_demo.v
module hdl_demo(rst, clk, start_value, in_a, in_b, in_c, accum_a, accum_b, result);
input rst, clk, in_a, in_b, in_c;
input [7:0] accum_a, accum_b;
input [31:0] start_value;
output [7:0] result;
www.eeworm.com/read/260612/4330062
vhd hdl_demo.vhd
library IEEE;
use IEEE.std_logic_1164.all;
--lab2
--lab2
entity hdl_demo is
port (rst, clk,in_a,in_b,in_c : in std_logic;
accum_a, accum_b : in std_logic_vector(7 downto 0);
www.eeworm.com/read/260612/4330065
plg hdl_demo.plg
@P: Part : EP1S10FC780-5
@P: Worst Slack : -5.041
@P: clk - Estimated Frequency : NA
@P: clk - Requested Frequency : 150.0 MHz
@P: clk - Estimated Period : NA
@P: clk - Requested Period : 6
www.eeworm.com/read/159886/5579733
txt hdl.var.txt
#*****************************************************************************
# NCSIM hdl.var template *
#***************************************