代码搜索：testbench
找到约 2,392 项符合「testbench」的源代码
代码结果 2,392
www.eeworm.com/read/230485/14285160
dat testbench_arch.dat
www.eeworm.com/read/230485/14285161
asm testbench_arch.asm
www.eeworm.com/read/230485/14285185
dat testbench_arch.dat
www.eeworm.com/read/230485/14285186
asm testbench_arch.asm
www.eeworm.com/read/229987/14309695
ppt testbench的书写.ppt
www.eeworm.com/read/229889/14313600
v atd_testbench.v
`timescale 1ns/1ns
module atd_testbench;
reg clk;
reg reset;
reg conv;
reg [15:0] data_in;
wire converting;
wire [15:0] digit_out;
atd atd1(
.clk(clk),
.reset(reset),
.conv(conv)
www.eeworm.com/read/225948/14509994
v testbench_booth.v
/////////////////////////////////////////////////////////////
// Verilog Test Bench v2.0, 3-29-2000 //
// ECE 371 EMR, Spring 2000 //
// By Steve B
www.eeworm.com/read/225948/14509998
v testbench_controller.v
// File to test the arm controller
// Created Amit Pandey 04/04/2000
// Controller tested on this by
// Jon Moeller, Daryl K., Matt Crum
// 04/05/2000
// Updated the instantiation and added test
www.eeworm.com/read/225948/14510002
v testbench_simplememory.v
// Testbed for SDRAM model (simple)
// written by Chris Fester 4-2-00
`include "SimpleMemory.v"
`include "Memoryside.v"
module top;
reg [31:0] outsideAddr;
wire [31:0] A;
wire [31:0] D;
wire nRA
www.eeworm.com/read/225948/14510015
v testbench_cpuside.v
// Simple tester for CPUside
`include "CPUside.v"
`define DEBUG
module top;
// All regs
reg [31:0] A;
tri [31:0] D;
reg nMREQ, nRW, sysclk, reset;
wire nWAIT;
reg [1:0] MAS