代码搜索：std

找到约 10,000 项符合「std」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/179993/9325241

vhd mc8051_ramx_.vhd

------------------------------------------------------------------------------- -- -- -- X X XXXXXX XXXXXX
·
www.eeworm.com/read/179993/9325253

vhd mc8051_rom_.vhd

------------------------------------------------------------------------------- -- -- -- X X XXXXXX XXXXXX
·
www.eeworm.com/read/376164/9328520

vhd ball.vhd

--乒乓球灯模块 library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity ball is port(clk:in std_logic;--乒乓球灯前进时钟 clr:in std_logic;--乒乓球灯清零 way:in std_logic;--乒乓球灯前进方向 en
·
www.eeworm.com/read/376118/9330198

c pipeline.c

// 定义管道程序 # define STD_INPUT 0 // 定义标准输入设备描述符 # define STD_OUTPUT 1 // 定义标准输出设备描述符 int fd[2]; main() { static char process1[]="father",process2[]="child"; pipe(fd); // 定义管道 p
·
www.eeworm.com/read/376005/9338467

c pipeline.c

// 定义管道程序 # define STD_INPUT 0 // 定义标准输入设备描述符 # define STD_OUTPUT 1 // 定义标准输出设备描述符 int fd[2]; main() { static char process1[]="father",process2[]="child"; pipe(fd); // 定义管道 p
·
www.eeworm.com/read/375761/9350297

vhdl serial.vhdl

library IEEE; use IEEE.STD_LOGIC_1164.ALL; use IEEE.STD_LOGIC_ARITH.ALL; use IEEE.STD_LOGIC_UNSIGNED.ALL; -- Uncomment the following lines to use the declarations that are -- provided for ins
·
www.eeworm.com/read/375322/9364084

vhd ddr_command.vhd

-- -- LOGIC CORE: DDR Command module -- MODULE NAME: ddr_command() -- COMPANY: Northwest Logic, Inc. -- www.nwlogic.com -- -- REVIS
·
www.eeworm.com/read/375322/9364099

vhd ddr_command.vhd

-- -- LOGIC CORE: DDR Command module -- MODULE NAME: ddr_command() -- COMPANY: Northwest Logic, Inc. -- www.nwlogic.com -- -- REVIS
·
www.eeworm.com/read/375177/9370301

vhd uart_top.vhd

-- -------------------------------------------------------------------- -- >>>>>>>>>>>>>>>>>>>>>>>>> COPYRIGHT NOTICE
·
www.eeworm.com/read/375177/9370312

vhd patoseri.vhd

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_unsigned.all; entity patoser is port( reset,rxclk,rclk16x:in std_logic; ncs,nwr,rxrdyn:in std_logic; addr:in std_l
·