代码搜索：modelSim

找到约 1,834 项符合「modelSim」的源代码

代码结果 1,834
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/434289/7877196

transcript

# Reading d:/lijunyang_software/modelsim5.7/tcl/vsim/pref.tcl # do test.fdo # ** Warning: (vlib-34) Library already exists at "work". # Model Technology ModelSim SE vlog 5.7d Compiler 2003.05 May
·
www.eeworm.com/read/298070/7976018

transcript

# Reading F:/modelsim/tcl/vsim/pref.tcl # OpenFile E:/verilog/i2c/1_061026140305/RD1006/Source/i2c.v
·
www.eeworm.com/read/297703/8002927

transcript

# Reading D:/Program Files/win32/../tcl/vsim/pref.tcl # // ModelSim SE 6.0 Aug 19 2004 # // # // Copyright Mentor Graphics Corporation 2004 # // All Rights Reserved. # // # //
·
www.eeworm.com/read/398136/8003999

transcript

# Reading D:/Modeltech_6.2b/tcl/vsim/pref.tcl # ** Error: License checkout has been disallowed because # only one session is allowed to run on an uncounted nodelock # license and an instance of Mo
·
www.eeworm.com/read/397462/8048921

log quartus_nativelink_simulation.log

Info: Start Nativelink Simulation process Info: Initialization of EDA simulation settings was successful ========= EDA Simulation Settings ===================== Sim Mode : Gate
·
www.eeworm.com/read/396802/8089691

transcript

# Reading C:/Modeltech_6.2b/tcl/vsim/pref.tcl # ** Error: License checkout has been disallowed because # only one session is allowed to run on an uncounted nodelock # license and an instance of Mo
·
www.eeworm.com/read/196030/8118251

mti fdiv.cr.mti

D:/exercise/fdivision/fdiv.v {1 {vlog -work work D:/exercise/fdivision/fdiv.v Model Technology ModelSim SE vlog 6.0 Compiler 2004.08 Aug 19 2004 -- Compiling module fdivision Top level modules:
·
www.eeworm.com/read/332403/12759838

transcript

# Reading D:/Modeltech_6.2b/tcl/vsim/pref.tcl # ** Error: License checkout has been disallowed because # only one session is allowed to run on an uncounted nodelock # license and an instance of Mo
·
www.eeworm.com/read/245183/12812517

transcript

# Reading D:/Program Files/ModelSim/win32/../tcl/vsim/pref.tcl # vsim {C:\DOCUME~1\Owner\桌面\8051CO~1\Rom.v} # ** Error: (vsim-19) Failed to access library 'work' at "work". # No such file or dire
·
www.eeworm.com/read/244041/12896436

env syndos.env

ABEL5DEV=C:\ispTOOLS5_1\ispcpld\lib5 DIOEDA_ABEL5DEV=C:\ispTOOLS5_1\ispcpld\lib5 DIOEDA_AppNotes=C:\ispTOOLS5_1\ispcpld\bin DIOEDA_Bin=C:\ispTOOLS5_1\ispcpld\bin DIOEDA_Config=C:\ispTOOLS5_1\ispcp
·