代码搜索：modelSim

找到约 1,834 项符合「modelSim」的源代码

代码结果 1,834
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/162705/10281198

srs top.srs

# # # # Created by Synplify VHDL Compiler version Compilers 7.3, Build 041R from Synplicity, Inc. # Copyright 1994-1999 Synplicity, Inc. , All rights reserved. # Synthesis Netlist written on Mon
·
www.eeworm.com/read/355262/10283487

txt 我的仿真工作流程.txt

这是献给大家的第二篇，文章详细说明了本人近一年来，自己摸索出来的一套仿真工作流程。接触过<mark>Modelsim</mark>这类软件的朋友可能都会感觉上手比较困难，原因有二：一、对仿真机制不了解，对基于source+testbench的工作流程不熟悉（大多数朋友接触FPGA仿真可能以waveform的方式）；二、对软件的安装和使用不熟悉，<mark>Modelsim</mark>软件破解和平时常用软件相比要麻烦一些，也不像常用软件那样易于上手 ...
·
www.eeworm.com/read/162015/10345905

transcript

# Reading D:/Program Files/ModelSim/win32/../tcl/vsim/pref.tcl # vsim {C:\DOCUME~1\Owner\桌面\8051CO~1\Rom.v} # ** Error: (vsim-19) Failed to access library 'work' at "work". # No such file or dire
·
www.eeworm.com/read/162015/10346000

transcript

# Reading D:/Program Files/ModelSim/win32/../tcl/vsim/pref.tcl # vsim {C:\DOCUME~1\Owner\桌面\8051CO~1\Rom.v} # ** Error: (vsim-19) Failed to access library 'work' at "work". # No such file or dire
·
www.eeworm.com/read/352950/10489967

transcript

# Reading D:/Modeltech_xe/win32xoem/../tcl/vsim/pref.tcl # vsim {C:\Documents} and {Settings\Administrator\My} {Documents\assignment\4\200628007329055} 王新彪 {74210Z第四次作业\SN193DD.vhd} # Warning: A M
·
www.eeworm.com/read/423217/10579083

transcript

# Reading D:/Program Files/Modeltech_6.2b/tcl/vsim/pref.tcl # // ModelSim SE 6.2b Jul 31 2006 # // # // Copyright 2006 Mentor Graphics Corporation # // All Rights Reserved. # //
·
www.eeworm.com/read/423217/10579113

mti uart.cr.mti

E:/uart/test3.v {1 {vlog -work work -vopt E:/uart/test3.v Model Technology ModelSim SE vlog 6.2b Compiler 2006.07 Jul 31 2006 -- Compiling module testbench3 Top level modules: testbench3 } {
·
www.eeworm.com/read/277838/10601230

transcript

# Reading E:/program files/win32/../tcl/vsim/pref.tcl # ** Error: License checkout has been disallowed because # only one session is allowed to run on an uncounted nodelock # license and an instan
·
www.eeworm.com/read/277838/10601305

ldo yibutongxin.ldo

# Auto generated by Project Navigator for Modelsim vlib work vcom -93 -explicit yibutongxin.vhd ## You need to generate your own stimuli vsim -t 1ps yibutongxin view wave add wave * view st
·
www.eeworm.com/read/276511/10733207

mti dpll.cr.mti

E:/Work/dpll_20071023/dpll.v {1 {vlog -work work -vopt -nocovercells E:/Work/dpll_20071023/dpll.v Model Technology ModelSim SE vlog 6.3a Compiler 2007.06 Jun 25 2007 -- Compiling module DPLL Top
·