代码搜索：modelSim

找到约 1,834 项符合「modelSim」的源代码

代码结果 1,834
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/17761/757054

_info

m255 13 cModel Technology dE:\farsight_fpga_course\code\high\onchip ram\quartus\simulation\modelsim va_graycounter I^2Zf5mVNijM7az`Un[kL=0 VMk:N^O83OA1@aDzHMfGYh3 dE:\farsight_fpga_course\code\high\on
·
www.eeworm.com/read/18588/795898

mti i2c.cr.mti

D:/My_Design/Example-10-1/I2C/source/pullup.v {1 {vlog -work work D:/My_Design/Example-10-1/I2C/source/pullup.v Model Technology ModelSim SE vlog 5.8 Compiler 2003.11 Nov 11 2003 -- Compiling module
·
www.eeworm.com/read/18752/800759

mti haha.cr.mti

D:/altera/quartus41/eda/sim_lib/flex10ke_atoms.v {1 {vlog -work work D:/altera/quartus41/eda/sim_lib/flex10ke_atoms.v Model Technology ModelSim SE vlog 5.8c Compiler 2004.03 Mar 25 2004 -- Compiling
·
www.eeworm.com/read/18752/800761

mti testram.cr.mti

D:/altera/quartus41/eda/sim_lib/flex10ke_atoms.v {1 {vlog -work work D:/altera/quartus41/eda/sim_lib/flex10ke_atoms.v Model Technology ModelSim SE vlog 5.8c Compiler 2004.03 Mar 25 2004 -- Compiling
·
www.eeworm.com/read/464255/1532012

makefile

XILINX_PRIM_DIR = C:/Xilinx/ise6_2/mti_se XILINX_EDK_LIBS_DIR = C:/usr/local/packages/xilinx/EDK_Lib DESIGN_LIB = opb_ac97_v2_00_a COMPILE = vcom -93 compile: modelsim.ini ${COMPILE} ac97_timi
·
www.eeworm.com/read/464255/1532051

makefile

XILINX_PRIM_DIR = C:/Xilinx/ise6_2/mti_se XILINX_EDK_LIBS_DIR = C:/usr/local/packages/xilinx/EDK_Lib DESIGN_LIB = opb_ac97_v2_00_a COMPILE = vcom -93 compile: modelsim.ini ${COMPILE} ac97_timi
·
www.eeworm.com/read/456229/1606779

_info

m255 13 cModel Technology dI:\fftinterface\simulation\modelsim Ealt_bidir_buf w1177912298 DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2 8c:/altera/71/quartus/eda/sim_lib/altera_primitives.vhd Fc:/alte
·
www.eeworm.com/read/456229/1606780

_info

m255 13 cModel Technology dI:\fftinterface\simulation\modelsim Eio_buf_opdrn w1177912380 DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2 8c:/altera/71/quartus/eda/sim_lib/sgate.vhd Fc:/altera/71/quartus
·
www.eeworm.com/read/456229/1606897

_info

m255 13 cModel Technology dI:\fftinterface\simulation\modelsim Ealt_bidir_buf w1177912298 DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2 8c:/altera/71/quartus/eda/sim_lib/altera_primitives.vhd Fc:/alte
·
www.eeworm.com/read/456229/1606898

_info

m255 13 cModel Technology dI:\fftinterface\simulation\modelsim Eio_buf_opdrn w1177912380 DP ieee std_logic_1164 GH1=`jDDBJ=`LM;:Ak`kf2 8c:/altera/71/quartus/eda/sim_lib/sgate.vhd Fc:/altera/71/quartus
·