代码搜索：initial
找到约 10,000 项符合「initial」的源代码
代码结果 10,000
www.eeworm.com/read/435885/7782182
bak rt-30_opt.bak
### uVision2 Project, (C) Keil Software
### Do not modify !
cExt (*.c)
aExt (*.s*; *.src; *.a*)
oExt (*.obj)
lExt (*.lib)
tExt (*.txt; *.h; *.inc)
pExt (*.plm)
CppX (*.cpp)
DaveTm {
www.eeworm.com/read/199501/7847492
c int2.c
interrupt void int2c();
extern void initial();
extern void porta();
extern void portb();
int flag=0;
main()
{
initial();
while(1){;}
}
interrupt void int2c()
{
as
www.eeworm.com/read/434297/7876210
h key_service.h
extern void KeyScan_Service(void);
extern void Key_Initial(void);
extern unsigned int Key_Get(void);
www.eeworm.com/read/434288/7877393
lst system.lst
C51 COMPILER V8.02 SYSTEM 06/27/2007 01:39:53 PAGE 1
C51 COMPILER V8.02, COMPILATION OF MODULE SYSTEM
OBJECT MODULE PLACED IN
www.eeworm.com/read/434288/7877421
c system.c
//====================================================================//
//文件：System.c
//描述：系统初始化程序集
//备注：包括上电后的时钟初始化、端口、功能模块等
//作者：xinqiang 2006 08 12 Mz Designed 小丑
//====================
www.eeworm.com/read/433665/7915510
lst hardware.lst
Sunplus u'nSP Assembler - Ver. 1.14.3.1
Listing File Has Been Relocated
//=================================================================================
www.eeworm.com/read/433434/7930379
txt thardreg.txt
`include "hardreg.v"
module hardreg_top;
reg clock,clearb;
reg[3:0] data;
wire[3:0] qout;
`define stim #100 data=4'b
event end_first_pass;
hardreg reg_4bit(.d(data),.clk(clock),.clr
www.eeworm.com/read/198380/7938117
c ev_pwm_wave.c
//测试功能：在PWM7~PWM12引脚上输出占空比不同的方波，PWM7、PWM9、PWM11引脚的PWM输出方式设置为低有效，
// PWM8、PWM10、PWM12引脚的PWM输出方式设置为高有效，采用EVB模块中的通用定时器3产生比较时钟。
#include "ioreg.h"
void inline disable()
{
asm(" set
www.eeworm.com/read/298264/7969659
java showserver.java
package org;
import java.util.Properties;
import org.omg.CORBA.ORB;
import org.omg.CosNaming.NameComponent;
import org.omg.CosNaming.NamingContextExt;
import org.omg.CosNaming.NamingContextExtH
www.eeworm.com/read/398136/8004010
v miller_decode_tb.v
`timescale 10ns/1ns
module top_tb;
reg DIN,CLK,RESET;
wire DOUT,DATA_EN,BIT_EN;
miller_decode U1(
//inputs
.DIN(DIN), // input miller encode serial
.CLK(C