thardreg.txt

大幅噶是大法师父啊方式大法发生的发生的发生的发生的发达省份发

`include "hardreg.v"

module hardreg_top;

reg clock,clearb;
reg[3:0] data;
wire[3:0] qout;

`define stim #100 data=4'b
event end_first_pass;
    hardreg reg_4bit(.d(data),.clk(clock),.clrb(clearb),.q(qout));

	initial
	begin
	clock=0;
	clearb=1;
	end

	always #50 clock=~clock;
	always @(end_first_pass)
		clearb=~clearb;
	always @(posedge clock)
		$display("at time %0d clearb=%b data=%d qout=%d",$time,clearb,data,qout);

	initial
	begin
	  repeat(4)
	    begin
	       data=4'b0000;
               `stim 0001;
               `stim 0011;
                `stim 0111;
                `stim 1111;
                #200 -> end_first_pass;
             end
         $finish;
           end
endmodule