代码搜索：efficient

找到约 1,594 项符合「efficient」的源代码

代码结果 1,594
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/277258/10650336

cpp prefixspan.cpp

/* PrefixSpan: An efficient algorithm for sequential pattern mining $Id: prefixspan.cpp,v 1.8 2002/04/03 13:35:23 taku-ku Exp $; Copyright (C) 2002 Taku Kudo All rights reserved. This is free s
·
www.eeworm.com/read/145695/12706979

cpp prefixspan.cpp

/* PrefixSpan: An efficient algorithm for sequential pattern mining $Id: prefixspan.cpp,v 1.8 2002/04/03 13:35:23 taku-ku Exp $; Copyright (C) 2002 Taku Kudo All rights reserved. This is free s
·
www.eeworm.com/read/243541/12934983

v counters_altera.v

// MAX+plus II Verilog Example // Efficient Counter Inference // Copyright (c) 1997 Altera Corporation // download from: www.pld.com.cn & www.fpga.com.cn module counters (d, clk, clear, ld, ena
·
www.eeworm.com/read/140582/5785448

freeswan readme.freeswan

The only changes the FreeS/WAN project has made to libdes-lite 4.04b are: We #ifdef-ed the declaration of DES_LONG in des.h, so it's more efficient on the Alpha, instead of just noting the issue in a
·
www.eeworm.com/read/135153/5889360

h unaligned.h

#ifndef __ASM_ARM_UNALIGNED_H #define __ASM_ARM_UNALIGNED_H #include extern int __bug_unaligned_x(void *ptr); /* * What is the most efficient way of loading/storing an unaligned valu
·
www.eeworm.com/read/489686/6468787

v counters_altera.v

// MAX+plus II Verilog Example // Efficient Counter Inference // Copyright (c) 1997 Altera Corporation // download from: www.pld.com.cn & www.fpga.com.cn module counters (d, clk, clear, ld, ena
·
www.eeworm.com/read/401301/11559707

v counters_altera.v

// MAX+plus II Verilog Example // Efficient Counter Inference // Copyright (c) 1997 Altera Corporation // download from: www.pld.com.cn & www.fpga.com.cn module counters (d, clk, clear, ld, ena
·
www.eeworm.com/read/254980/12110157

v counters_altera.v

// MAX+plus II Verilog Example // Efficient Counter Inference // Copyright (c) 1997 Altera Corporation // download from: www.pld.com.cn & www.fpga.com.cn module counters (d, clk, clear, ld, ena
·
www.eeworm.com/read/340435/12157517

html rn.html

Using rn rn rn provides a more or less convenient wrapper around two very efficient notification mechanisms, sigio and epoll. See
·
www.eeworm.com/read/231996/14212170

c zss.c

/* ZSS Short Signature Scheme from Bilinear Pairing. Based on papers "F. Zhang, R. Safavi-Naini and W. Susilo. An Efficient Signature Scheme from Bilinear Pairings and it's Applications. PKC 2004"
·