代码搜索:dataIn

找到约 2,888 项符合「dataIn」的源代码

代码结果 2,888
www.eeworm.com/read/321788/13399234

v enc_tb.v

`define NO_PLI `timescale 1ns / 1ns module tb; initial begin $display("$Id: tb.v.erp,v 1.6 2004/02/06 13:19:21 pdbain Exp "); end initial begin $display("****************************
www.eeworm.com/read/321788/13399243

v enc_tb.v

`define NO_PLI `timescale 1ns / 1ns module tb; initial begin $display("$Id: tb.v.erp,v 1.6 2004/02/06 13:19:21 pdbain Exp "); end initial begin $display("****************************
www.eeworm.com/read/317658/13500153

hier_info dds_project.hier_info

|DDS phaseword[0] => adder32:u3.n[0] phaseword[1] => adder32:u3.n[1] phaseword[2] => adder32:u3.n[2] phaseword[3] => adder32:u3.n[3] phaseword[4] => adder32:u3.n[4] phaseword[5] => adder32:u3.n[
www.eeworm.com/read/307026/13732775

hier_info de2_default.hier_info

|DE2_Default CLOCK_27 => CLOCK_27~0.IN1 CLOCK_50 => CLOCK_50~0.IN3 EXT_CLOCK => ~NO_FANOUT~ KEY[0] => KEY[0]~0.IN1 KEY[1] => ~NO_FANOUT~ KEY[2] => ~NO_FANOUT~ KEY[3] => ~NO_FANOUT~ SW[0] => ~N
www.eeworm.com/read/488558/6489648

cpp creaddata.cpp

///////////////////////////////////////////////////////////////////////////// ////// 从原始数据文件读入数据,并且做了简单的处理,比如统计节点数等 //// /////
www.eeworm.com/read/483463/6606680

c tlc2453.c

#include #include #include #include #pragma small #define uchar unsigned char #define uint unsigned int /* A/D端口定义
www.eeworm.com/read/479987/6674374

v enc_tb.v

`define NO_PLI `timescale 1ns / 1ns module tb; initial begin $display("$Id: tb.v.erp,v 1.6 2004/02/06 13:19:21 pdbain Exp "); end initial begin $display("****************************
www.eeworm.com/read/479987/6674383

v enc_tb.v

`define NO_PLI `timescale 1ns / 1ns module tb; initial begin $display("$Id: tb.v.erp,v 1.6 2004/02/06 13:19:21 pdbain Exp "); end initial begin $display("****************************
www.eeworm.com/read/479816/6679758

hier_info des_ip.hier_info

|DES_IP dout[64]
www.eeworm.com/read/410653/11273043

bak segmain.v.bak

module segmain(clk,reset_n,datain,seg_data,seg_com); input clk; input reset_n; input [15:0] datain; output [7:0]seg_data; output [3:0]seg_com; reg [3:0]seg_com; reg [7:0]seg_data; reg [3:0