代码搜索结果

check_hdl -file "D:/mywork/fusion_startkit/Dual_port_RAM/hdl/ctrl_doul_RAM.v" -language verilog -library work -family Fusion -verbose no

# Copyright (C) 1991-2005 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any outpu

本书简要介绍了<mark>Verilog</mark>硬件描述语言的基础知识，包括语言的基本内容和基本结构 ，以及利用该语言在各种层次上对数字系统的建模方法。书中列举了大量实例，帮助读者掌握语言本身和建模方法，对实际数字系统设计也很有帮助。本书是<mark>Verilog</mark> HDL的初级读本，适用于作为计算机、电子、电气及自控等专业相关课程的教材，也可供有关的科研人员作为参考书。 ...

library verilog; use verilog.vl_types.all; entity ADPLL is generic( cnt_size : integer := 4; del : integer := 1; duty : integer := 2;

library verilog; use verilog.vl_types.all; entity \all\ is port( rst : in vl_logic; clk : in vl_logic; rom_addr : out vl_logic_vec

library verilog; use verilog.vl_types.all; entity alt3pram is generic( width : integer := 1; widthad : integer := 1; numwords : integer := 0;

library verilog; use verilog.vl_types.all; entity lpm_ram_dp is generic( lpm_width : integer := 1; lpm_widthad : integer := 1; lpm_indata : string := "REGIS

library verilog; use verilog.vl_types.all; entity stratix_mac_mult_internal is generic( dataa_width : integer := 18; datab_width : integer := 18; dataout_width :

library verilog; use verilog.vl_types.all; entity hssi_tx is generic( channel_width : integer := 1 ); port( clk : in vl_logic; datain : i

library verilog; use verilog.vl_types.all; entity oper_mult is generic( width_a : integer := 32; width_b : integer := 32; width_o : integer := 32;