代码搜索结果

m255 o cModel Technology dJ:\Project_Navigator_Demo\alu_vlog valu I`6JekcSc9H@AGHJHm5F5c2 VTg9OV4IAD:W_bGR;6C@j31 dJ:\temp\exam\HDLBencher-ALU\alu_vlog w1036717816 FALU.V L0 5 OE;L;5.5f;17 r1 31 o-93

# Synplify flow : synCreateProject __projnav/__synProj.rsp alu.prj __projnav/alu.ise_created alu_compile.tcl alu_map.tcl # files created during Synthesis stdout.log stderr.log alu.srs alu.sr

//********************************************************* // IEEE STD 1364-1995 Verilog file: iir.v // Author-EMAIL: Uwe.Meyer-Baese@ieee.org //***************************************************

//********************************************************* // IEEE STD 1364-1995 Verilog file: iir.v // Author-EMAIL: Uwe.Meyer-Baese@ieee.org //***************************************************

//********************************************************* // IEEE STD 1364-1995 Verilog file: iir.v // Author-EMAIL: Uwe.Meyer-Baese@ieee.org //***************************************************

library verilog; use verilog.vl_types.all; entity EEPROM_WR is generic( Idle : integer := 1; Ready : integer := 2; Write_start : integer := 4;

# Copyright (C) 1991-2005 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any

Host command: C:\PROGRA~1\CDS\TOOLS\BIN\VERILOG.EXE Command arguments: set_mipd_delays_test.v Verilog_XL_Turbo_NT 2.6.9 log file created Nov 28, 1998 01:31:59 Verilog_XL_Turbo_NT 2.6.9 No

Host command: C:\PROGRA~1\CDS\TOOLS\BIN\VERILOG.EXE Command arguments: list_cells_test.v Verilog_XL_Turbo_NT 2.6.9 log file created Jan 6, 1999 02:58:14 Verilog_XL_Turbo_NT 2.6.9 Jan 6,

# # sample NMAKE makefile to make libvpi.dll with VisualC++ on Windows # see windows.txt for more details. # SOURCES = hello_vpi.c \ show_value_vpi.c \ vpi_user_XL.c OB