代码搜索结果

library verilog; use verilog.vl_types.all; entity vfft32_nand_a_b_v2_0 is port( a_in : in vl_logic; b_in : in vl_logic; nand_out : out

library verilog; use verilog.vl_types.all; entity vfft32_xor_a_b_v2_0 is port( a_in : in vl_logic; b_in : in vl_logic; xor_out : out

library verilog; use verilog.vl_types.all; entity vfft32_butterfly_32_v2_0 is generic( b : integer := 12; w_width : integer := 12; memory_architecture

library verilog; use verilog.vl_types.all; entity and_a_notb is generic( c_enable_rlocs : integer := 1 ); port( a_in : in vl_logic; b_in

library verilog; use verilog.vl_types.all; entity vfft32_bfly_buffer_v2_0 is generic( bfly_width : integer := 12; memory_configuration: integer := 3; one_string :

library verilog; use verilog.vl_types.all; entity mulvht is generic( a_width : integer := 8; b_width : integer := 8; signed : integer := 1 );

library verilog; use verilog.vl_types.all; entity and_a_b_c_notd_v4 is port( a_in : in vl_logic; b_in : in vl_logic; c_in : in

library verilog; use verilog.vl_types.all; entity and_fd is generic( init_val : string := "0"; c_enable_rlocs : integer := 1; no : integer := 0;

library verilog; use verilog.vl_types.all; entity prescale_counter is port( reset : in vl_logic; clk : in vl_logic; counter : out v

library verilog; use verilog.vl_types.all; entity prescale_counter is port( reset : in vl_logic; clk : in vl_logic; counter : out v