代码搜索结果

找到约 10,000 项符合 Verilog 的代码

make

verilog ../../../bench/verilog/oc8051_tb.v ../../../rtl/verilog/oc8051_top.v ../../../rtl/verilog/oc8051_alu_src1_sel.v ../../../rtl/verilog/oc8051_alu_src2_sel.v ../../../rtl/verilog/oc8051_alu_src3_

make

verilog ../../../bench/verilog/oc8051_tb.v ../../../rtl/verilog/oc8051_top.v ../../../rtl/verilog/oc8051_alu_src1_sel.v ../../../rtl/verilog/oc8051_alu_src2_sel.v ../../../rtl/verilog/oc8051_alu_src3_

make

verilog ../../../bench/verilog/oc8051_tb.v ../../../rtl/verilog/oc8051_top.v ../../../rtl/verilog/oc8051_alu_src1_sel.v ../../../rtl/verilog/oc8051_alu_src2_sel.v ../../../rtl/verilog/oc8051_alu_src3_

ps2.prj

verilog work "initial1.v" verilog work "ps2_keyboard.v" verilog work "div_256.v" verilog work "ps2.vf"

sim_file_list.lst

../../../bench/verilog/tb_ethernet.v ../../../bench/verilog/tb_eth_defines.v ../../../bench/verilog/eth_phy.v ../../../bench/verilog/eth_phy_defines.v ../../../bench/verilog/wb_bus_mon.v ../../../benc

sim_file_list.lst

../../../bench/verilog/tb_ethernet.v ../../../bench/verilog/tb_eth_defines.v ../../../bench/verilog/eth_phy.v ../../../bench/verilog/eth_phy_defines.v ../../../bench/verilog/wb_bus_mon.v ../../../benc

sim_file_list.lst

../../../bench/verilog/tb_ethernet.v ../../../bench/verilog/tb_eth_defines.v ../../../bench/verilog/eth_phy.v ../../../bench/verilog/eth_phy_defines.v ../../../bench/verilog/wb_bus_mon.v ../../../benc

sim_file_list.lst

../../../bench/verilog/tb_ethernet.v ../../../bench/verilog/tb_eth_defines.v ../../../bench/verilog/eth_phy.v ../../../bench/verilog/eth_phy_defines.v ../../../bench/verilog/wb_bus_mon.v ../../../benc

sim_file_list.lst

../../../bench/verilog/tb_ethernet.v ../../../bench/verilog/tb_eth_defines.v ../../../bench/verilog/eth_phy.v ../../../bench/verilog/eth_phy_defines.v ../../../bench/verilog/wb_bus_mon.v ../../../benc

sim_file_list.lst

../../../bench/verilog/tb_ethernet.v ../../../bench/verilog/tb_eth_defines.v ../../../bench/verilog/eth_phy.v ../../../bench/verilog/eth_phy_defines.v ../../../bench/verilog/wb_bus_mon.v ../../../benc