代码搜索结果
找到约 10,000 项符合
Verilog 的代码
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity sfifo is
port(
clk : in vl_logic;
wen : in vl_logic;
wptr : in vl_logic_vec
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity mul is
port(
clk : in vl_logic;
nrst : in vl_logic;
a : in vl_logic_vecto
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity top is
generic(
row : integer := 96;
col : integer := 96;
rowsize : integer := 7;
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity comp4 is
port(
a1 : in vl_logic_vector(3 downto 0);
a2 : in vl_logic_vector(3 downto 0);
oh.rc
@vericom rc file Version 1.0
[oh]
invokeDir = /ae9b/hlhsiao/testcase/demo43/verilog/rtl_mt_libs
hostCommand = -f run_veri_test.f
makefile
all: sim
SHELL = /bin/sh
MS=-s
##########################################################################
#
# DUT Sources
#
##########################################################################
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity cy4_21 is
generic(
cds_action : string := "ignore"
);
port(
c0 : out vl_logic;
c1
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity iobufsn_s_24 is
port(
o : out vl_logic;
io : inout vl_logic;
i : in vl_lo
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity iobufns_f is
port(
o : out vl_logic;
io : inout vl_logic;
i : in vl_logic
_primary.vhd
library verilog;
use verilog.vl_types.all;
entity md2 is
generic(
cds_action : string := "ignore"
);
port(
i : out vl_logic
);
end md2;