代码搜索结果

library verilog; use verilog.vl_types.all; entity glbl is generic( ROC_WIDTH : integer := 100000; TOC_WIDTH : integer := 0 ); end glbl;

library verilog; use verilog.vl_types.all; entity alu is port( clk : in vl_logic; a : in vl_logic_vector(7 downto 0); b : in

library verilog; use verilog.vl_types.all; entity glbl is generic( roc_width : integer := 100000; toc_width : integer := 0 ); end glbl;

all: sim SHELL = /bin/sh #MS=-s ########################################################################## # # DUT Sources # #########################################################################

verilog ../../../syn/src/verilog/oc8051_fpga_top.v ../../../bench/verilog/oc8051_fpga_tb.v ../../../rtl/verilog/oc8051_top.v ../../../rtl/verilog/oc8051_alu_src1_sel.v ../../../rtl/verilog/oc8051_alu_

/* _______________________________________________________ | | Verilog Release Number : 1.6a.4 | File Name : acc_user.h | SCCS ID :

基于<mark>verilog</mark>的fir滤波器设计，用的并行结构。在前面基础上加入四级流水（加法器，并行乘法器，乘法结果相加两级），通过验证。 fir_parall_v1.v 加入宏定义，以便修改和重用 t_fir.v 测试通过读取matlab中的数据,经<mark>verilog</mark>处理后将结果转换成dat文件，然后导入matlab进行对比 测试说明： 前仿真均通过测试，fir_parall.v的后仿 ...

#add_file options add_file -verilog "E:/1/2/LCD实验/Project/LCD_1602/smartgen/PLL_1M/PLL_1M.v" add_file -verilog "E:/1/2/LCD实验/Project/LCD_1602/hdl/Clock_Gen.v" add_file -verilog "E:/1/2/LCD实验/Projec

check_hdl -file "C:/Actel_lab/LCD_1602/hdl/LCD_Top.v" -language verilog -library work -family Fusion -verbose no

Version 7.0 Build 33 02/05/2007 SJ Full Version 11 852 OFF OFF OFF OFF OFF FV_OFF Level2 0 0 VRSM_ON VHSM_ON 0 -- Start Partition -- -- End Partition -- -- Start Library Paths -- --