代码搜索结果

library verilog; use verilog.vl_types.all; entity firfilter is generic( H_16b_0 : integer := 0; H_16b_1 : integer := 101; H_16b_2 : integer := 399;

Version 7.2 Build 151 09/26/2007 SJ Full Version 42 2488 OFF OFF OFF OFF ON ON ON FV_OFF Level2 0 0 VRSM_ON VHSM_ON 0 -- Start Partition -- -- End Partition -- -- Start Library Path

Version 7.2 Build 151 09/26/2007 SJ Full Version 7 2631 OFF OFF OFF OFF ON ON ON FV_OFF Level2 0 0 VRSM_ON VHSM_ON 0 -- Start Partition -- -- End Partition -- -- Start Library Paths

library verilog; use verilog.vl_types.all; entity cic_4_dec is port( clk : in vl_logic; rst : in vl_logic; cic_in : in vl_logic

# Copyright (C) 1991-2006 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any outpu

library verilog; use verilog.vl_types.all; entity scrambler is port( clk : in vl_logic; seqIn : in vl_logic_vector(7 downto 0); seqOut

#add_file options add_file -verilog "E:/所有其他/安装文件/FPGA/actel/实验例程/UART/hdl/rec.v" add_file -verilog "E:/所有其他/安装文件/FPGA/actel/实验例程/UART/hdl/send.v" add_file -verilog "E:/所有其他/安装文件/FPGA/actel/实验例程/UA

library verilog; use verilog.vl_types.all; entity UpDnCnt is port( en : in vl_logic; clr : in vl_logic; clk : in vl_logic;

# Copyright (C) 1991-2005 Altera Corporation # Your use of Altera Corporation's design tools, logic functions # and other software and tools, and its AMPP partner logic # functions, and any

library verilog; use verilog.vl_types.all; entity glbl is generic( ROC_WIDTH : integer := 100000; TOC_WIDTH : integer := 0 ); end glbl;