代码搜索：Vector

找到约 10,000 项符合「Vector」的源代码

代码结果 10,000
热门代码： main.c GPIO I2C SPI UART timer interrupt ADC PWM LED
www.eeworm.com/read/119079/14840300

cpp vec_double.cpp

#include #include NTL_START_IMPL inline void BlockConstruct(double *, double) { } inline void BlockDestroy(double *, double) { } NTL_vector_impl_plain(dou
·
www.eeworm.com/read/100384/15875184

c vec_double.c

#include #include NTL_START_IMPL inline void BlockConstruct(double *, double) { } inline void BlockDestroy(double *, double) { } NTL_vector_impl_plain(double,vec_do
·
www.eeworm.com/read/100384/15875191

c vec_long.c

#include #include NTL_START_IMPL inline void BlockConstruct(long *, long) { } inline void BlockDestroy(long *, long) { } NTL_vector_impl_plain(long,vec_long) NTL_io_
·
www.eeworm.com/read/100383/15875581

cpp vec_long.cpp

#include #include NTL_START_IMPL inline void BlockConstruct(long *, long) { } inline void BlockDestroy(long *, long) { } NTL_vector_impl_plain(long,vec_long
·
www.eeworm.com/read/100383/15875582

cpp vec_double.cpp

#include #include NTL_START_IMPL inline void BlockConstruct(double *, double) { } inline void BlockDestroy(double *, double) { } NTL_vector_impl_plain(dou
·
www.eeworm.com/read/290172/8500682

h vqgray.h

// VQgray.h: interface for the VQgray class. // ////////////////////////////////////////////////////////////////////// #if !defined(AFX_VQGRAY_H__13A6F380_B2B0_48F5_9B55_86EAF0B2A762__INCLUDED_)
·
www.eeworm.com/read/188209/8560685

vhd cdu60s.vhd

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity cdu60s is port ( clk1,clr :in std_logic; co : out std_logic; m
·
www.eeworm.com/read/188209/8560744

vhd cdu60.vhd

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity cdu60 is port ( clk1,clk2,ss :in std_logic; co : out std_logic; m
·
www.eeworm.com/read/188209/8560753

vhd cdu24.vhd

library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity cdu24 is port ( clk1, clk2 ,sa:in std_logic; co : out std_logic; mm :o
·
www.eeworm.com/read/430383/8752281

vhd compressor.vhd

--------------------------------------------------------------------------------------------------- -- -- Title : JPEG Hardware Compressor -- Design : jpeg -- Author : Victor Lopez Lor
·