代码搜索结果

找到约 10,000 项符合 VHDL 的代码

16bit counter.vhd

------------------------------------------------------------ -- VHDL X_16Bit_Counter -- 2010 5 27 14 58 32 -- Created By "Altium Designer VHDL Generator" -- "Copyright (c) 2002-2004 Altium Limited

16bit counter.vhd

------------------------------------------------------------ -- VHDL X_16Bit_Counter -- 2010 5 27 14 58 32 -- Created By "Altium Designer VHDL Generator" -- "Copyright (c) 2002-2004 Altium Limited

16bit counter.vhd

------------------------------------------------------------ -- VHDL X_16Bit_Counter -- 2010 5 27 14 58 32 -- Created By "Altium Designer VHDL Generator" -- "Copyright (c) 2002-2004 Altium Limited

spi_master_timesim.vhd

-- Xilinx Vhdl produced by program ngd2vhdl F.23 -- Command: -rpw 100 -ar Structure -xon false -w -log __projnav/ngd2vhdl.log spi_master.nga spi_master_timesim.vhd -- Input file: spi_master.nga -- Ou

spi_master_timesim.vhd

-- Xilinx Vhdl produced by program ngd2vhdl F.23 -- Command: -rpw 100 -ar Structure -xon false -w -log __projnav/ngd2vhdl.log spi_master.nga spi_master_timesim.vhd -- Input file: spi_master.nga -- Ou

dds_modelsim.xrf

vendor_name = ModelSim source_file = 1, F:/Projects/VHDL/DDS/DDS.bdf source_file = 1, F:/Projects/VHDL/DDS/PhaseAcc.vhd source_file = 1, F:/Projects/VHDL/DDS/juchi.hex source_file = 1, F:/Projects

spi_master_timesim.vhd

-- Xilinx Vhdl produced by program ngd2vhdl F.23 -- Command: -rpw 100 -ar Structure -xon false -w -log __projnav/ngd2vhdl.log spi_master.nga spi_master_timesim.vhd -- Input file: spi_master.nga -- Ou

data_gen_translate.vhd

-- Xilinx Vhdl produced by program ngd2vhdl F.28 -- Command: -quiet -rpw 100 -tpw 0 -ar Structure -xon true -w -log __projnav/ngd2vhdl.log data_gen.ngd data_gen_translate.vhd -- Input file: data_gen.

spi_master_timesim.vhd

-- Xilinx Vhdl produced by program ngd2vhdl F.23 -- Command: -rpw 100 -ar Structure -xon false -w -log __projnav/ngd2vhdl.log spi_master.nga spi_master_timesim.vhd -- Input file: spi_master.nga -- Ou

encoder_time_post.vhd

-- Xilinx Vhdl produced by program ngd2vhdl F.23 -- Command: -rpw 100 -ar Structure -te ENCODER_TIME_POST -xon false -w -log __projnav/ngd2vhdl.log encoder.nga ENCODER_TIME_POST.vhd -- Input file: en